Host Processor

  • 建议不要在新设计中使用本页介绍的产品。

查看产品图片

产品详情

框图

MPC7457 Block Diagram

 MPC7457 Block Diagram

Features

  • Four integer units (3 simple + 1 complex)
  • Double-precision floating-point unit
  • Four AltiVec ® units (simple, complex, floating, and permute)
  • Load/store unit
  • Branch processing unit
  • Footprint compatible with MPC7455 and MPC7445 processors.
  • As with all processors built on Power Architecture technology, the MPC7457 is compatible with the MPC7xx family of processors from NXP®.
  • Processors based on Power Architecture technology enjoy the broadest set of operating systems, compilers, and development tools from third-party tool vendors belonging to NXP Connect partner program.
  • Three issue (plus branch) capability
  • 128-bit wide vector unit—AltiVec technology
  • Integrated 512K on-chip L2 cache (twice the size of previous generation)
  • Full Symmetric Multi-Processing capability (SMP)
  • 36-bit physical address space for direct addressability of 64 Gigabytes of memory
  • Hardware and Software Tablewalk
  • High-bandwidth 133 MHz 64-bit MPX Bus/60x Bus
  • 8 BAT registers
  • Three power-saving user-programmable modes to reduce power drawn by processor
  • Parity checking support on L1, L2 and L3 cache arrays

文档

快速参考恩智浦 文档类别

1-10 / 54 文件

紧凑列表

产品简介 (1)
产品编号规则 (1)
勘误表 (1)
参考手册 (5)
可靠性与质量信息 (1)
培训资料 (1)
封装信息 (3)
应用笔记 (29)
应用笔记软件 (1)
支持信息 (1)
数据手册 (3)
白皮书 (4)
简介 (2)

设计资源

设计文件

快速参考恩智浦 设计文件类型.

1-5/ 10 设计文件

展开

支持

您需要什么帮助?