

AN2491  
Rev. 0, 9/2003

*Simplified Mnemonics for  
PowerPC™ Instructions*

*Jerry Young,  
NCSD Applications*

## **Simplified Mnemonics for PowerPC™ Instructions**

This document describes simplified mnemonics, which are provided for easier coding of assembly language programs. Simplified mnemonics are defined for the most frequently used forms of branch conditional, compare, trap, rotate and shift, and certain other instructions defined by the PowerPC™ architecture and by implementations of and extensions to the PowerPC architecture.

Most of this information is also provided in the appendixes of reference manuals and the *Programming Environments Manual for 32-Bit Implementations of the PowerPC Architecture* (referred to as the *Programming Environment Manual*). However, Section 12, “Comprehensive List of Simplified Mnemonics,” provides an alphabetical listing of simplified mnemonics that are used by a variety of processors. Some assemblers may define additional simplified mnemonics not included here. The simplified mnemonics listed here should be supported by all compilers.

This document describes only simplified mnemonics for 32-bit instructions.

<b>Section</b>	<b>Page</b>
Section 1, “Overview”	2
Section 2, “Subtract Simplified Mnemonics”	2
Section 3, “Rotate and Shift Simplified Mnemonics”	3
Section 4, “Branch Instruction Simplified Mnemonics”	4
Section 5, “Compare Word Simplified Mnemonics”	18
Section 6, “Condition Register Logical Simplified Mnemonics”	19
Section 7, “Trap Instructions Simplified Mnemonics”	19
Section 8, “Simplified Mnemonics for Accessing SPRs”	21
Section 9, “AltiVec Simplified Mnemonics”	22
Section 10, “Recommended Simplified Mnemonics”	23
Section 11, “EIS-Specific Simplified Mnemonics”	24
Section 12, “Comprehensive List of Simplified Mnemonics”	25

# 1 Overview

Simplified (or extended) mnemonics allow an assembly-language programmer to program using more intuitive mnemonics and symbols than the instructions and syntax defined by the instruction set architecture. For example, to code the conditional call “branch to an absolute target if CR4 specifies a greater than condition, setting the LR” without simplified mnemonics, the programmer would write the branch conditional instruction **bc 12,17,target**. The simplified mnemonic, branch if greater than, **bgt cr4,target**, incorporates the conditions. Not only is it easier to remember the symbols than the numbers when programming, it is also easier to interpret simplified mnemonics when reading existing code.

Although the original PowerPC architecture documents include a set of simplified mnemonics, these are not a formal part of the architecture, but rather a recommendation for assemblers that support the instruction set.

Many simplified mnemonics have been added to those originally included in the architecture documentation. Some assemblers created their own, and others have been added to support extensions to the instruction set (for example, AltiVec instructions and Book E auxiliary processing units (APUs)). Simplified mnemonics for new architecturally defined and new implementation-specific special-purpose registers (SPRs) are described here only in a very general way.

## 2 Subtract Simplified Mnemonics

This section describes simplified mnemonics for subtract instructions.

### 2.1 Subtract Immediate

There is no subtract immediate instruction; however, its effect is achieved by negating the immediate operand of an Add Immediate instruction, **addi**. Simplified mnemonics include this negation, making the intent of the computation clearer. These are listed in Table 1.

**Table 1. Subtract Immediate Simplified Mnemonics**

Simplified Mnemonic	Standard Mnemonic
<b>subi</b> rD,rA,value	<b>addi</b> rD,rA,-value
<b>subis</b> rD,rA,value	<b>addis</b> rD,rA,-value
<b>subic</b> rD,rA,value	<b>addic</b> rD,rA,-value
<b>subic.</b> rD,rA,value	<b>addic.</b> rD,rA,-value

### 2.2 Subtract

Subtract from instructions subtract the second operand (**rA**) from the third (**rB**). The simplified mnemonics in Table 2 use the more common order in which the third operand is subtracted from the second.

**Table 2. Subtract Simplified Mnemonics**

Simplified Mnemonic	Standard Mnemonic <sup>1</sup>
<b>sub[o][.]</b> rD,rA,rB	<b>subf[o][.]</b> rD,rB,rA
<b>subc[o][.]</b> rD,rA,rB	<b>subfc[o][.]</b> rD,rB,rA

<sup>1</sup> rD,rB,rA is not the standard order for the operands. The order of rB and rA is reversed to show the equivalent behavior of the simplified mnemonic.

### 3 Rotate and Shift Simplified Mnemonics

Rotate and shift instructions provide powerful, general ways to manipulate register contents, but can be difficult to understand. Simplified mnemonics are provided for the following operations:

- Extract—Select a field of  $n$  bits starting at bit position  $b$  in the source register; left or right justify this field in the target register; clear all other bits of the target register.
- Insert—Select a left- or right-justified field of  $n$  bits in the source register; insert this field starting at bit position  $b$  of the target register; leave other bits of the target register unchanged.
- Rotate—Rotate the contents of a register right or left  $n$  bits without masking.
- Shift—Shift the contents of a register right or left  $n$  bits, clearing vacated bits (logical shift).
- Clear—Clear the leftmost or rightmost  $n$  bits of a register.
- Clear left and shift left—Clear the leftmost  $b$  bits of a register, then shift the register left by  $n$  bits. This operation can be used to scale a (known non-negative) array index by the width of an element.

#### 3.1 Operations on Words

The simplified mnemonics in Table 3 can be coded with a dot (.) suffix to cause the Rc bit to be set in the underlying instruction.

**Table 3. Word Rotate and Shift Simplified Mnemonics**

Operation	Simplified Mnemonic	Equivalent to:
Extract and left justify word immediate	<b>extlwi</b> rA,rS,n,b ( $n > 0$ )	<b>rlwinm</b> rA,rS,b,0,n-1
Extract and right justify word immediate	<b>extrwi</b> rA,rS,n,b ( $n > 0$ )	<b>rlwinm</b> rA,rS,b+n,32-n,31
Insert from left word immediate	<b>inslwi</b> rA,rS,n,b ( $n > 0$ )	<b>rlwimi</b> rA,rS,32-b,b,(b+n)-1
Insert from right word immediate	<b>insrwi</b> rA,rS,n,b ( $n > 0$ )	<b>rlwimi</b> rA,rS,32-(b+n),b,(b+n)-1
Rotate left word immediate	<b>rotlwi</b> rA,rS,n	<b>rlwinm</b> rA,rS,n,0,31
Rotate right word immediate	<b>rotrwi</b> rA,rS,n	<b>rlwinm</b> rA,rS,32-n,0,31
Rotate word left	<b>rotlw</b> rA,rS,rB	<b>rlwnm</b> rA,rS,rB,0,31
Shift left word immediate	<b>slwi</b> rA,rS,n ( $n < 32$ )	<b>rlwinm</b> rA,rS,n,0,31-n
Shift right word immediate	<b>srwi</b> rA,rS,n ( $n < 32$ )	<b>rlwinm</b> rA,rS,32-n,n,31
Clear left word immediate	<b>clrlwi</b> rA,rS,n ( $n < 32$ )	<b>rlwinm</b> rA,rS,0,n,31
Clear right word immediate	<b>clrrwi</b> rA,rS,n ( $n < 32$ )	<b>rlwinm</b> rA,rS,0,0,31-n
Clear left and shift left word immediate	<b>clrlslwi</b> rA,rS,b,n ( $n \leq b \leq 31$ )	<b>rlwinm</b> rA,rS,n,b-n,31-n

Examples using word mnemonics follow:

1. Extract the sign bit (bit 0) of rS and place the result right-justified into rA.  
**extrwi** rA,rS,1,0                      equivalent to                      **rlwinm** rA,rS,1,31,31
2. Insert the bit extracted in (1) into the sign bit (bit 0) of rB.  
**insrwi** rB,rA,1,0                      equivalent to                      **rlwimi** rB,rA,31,0,0
3. Shift the contents of rA left 8 bits.  
**slwi** rA,rA,8                      equivalent to                      **rlwinm** rA,rA,8,0,23
4. Clear the high-order 16 bits of rS and place the result into rA.  
**clrlwi** rA,rS,16                      equivalent to                      **rlwinm** rA,rS,0,16,31


## 4 Branch Instruction Simplified Mnemonics

Branch conditional instructions can be coded with the operations, a condition to be tested, and a prediction, as part of the instruction mnemonic rather than as numeric operands (the BO and BI operands). Table 4 shows the four general types of branch instructions. Simplified mnemonics are defined only for branch instructions that include BO and BI operands; there is no need to simplify unconditional branch mnemonics.

**Table 4. Branch Instructions**

Instruction Name	Mnemonic	Syntax
Branch	<b>b</b> ( <b>ba bl bla</b> )	target_addr
Branch Conditional	<b>bc</b> ( <b>bca bcl bcla</b> )	BO,BI,target_addr
Branch Conditional to Link Register	<b>bclr</b> ( <b>bclrl</b> )	BO,BI
Branch Conditional to Count Register	<b>bcctr</b> ( <b>bcctrl</b> )	BO,BI

The BO and BI operands correspond to two fields in the instruction opcode, as Figure 1 shows for Branch Conditional (**bc**, **bca**, **bcl**, and **bcla**) instructions.



**Figure 1. Branch Conditional (bc) Instruction Format**

The BO operand specifies branch operations that involve decrementing CTR. It is also used to determine whether testing a CR bit causes a branch to occur if the condition is true or false.

The BI operand identifies a CR bit to test (whether a comparison is less than or greater than, for example). The simplified mnemonics avoid the need to memorize the numerical values for BO and BI.

For example, **bc 16,0,target** is a conditional branch that, as a BO value of 16 (0b1\_0000) indicates, decrements the CTR, then branches if the decremented CTR is not zero. The operation specified by BO is abbreviated as **d** (for decrement) and **nz** (for not zero), which replace the **c** in the original mnemonic; so the simplified mnemonic for **bc** becomes **bdnz**. The branch does not depend on a condition in the CR, so BI can be eliminated, reducing the expression to **bdnz target**.

In addition to CTR operations, the BO operand provides an optional prediction bit, and a true or false indicator can be added. For example, if the previous instruction should branch only on an equal condition in CR0, the instruction becomes **bc 8,2,target**. To incorporate a true condition, the BO value becomes 8 (as shown in Table 6); the CR0 equal field is indicated by a BI value of 2 (as shown in Table 7). Incorporating the branch-if-true condition adds a 't' to the simplified mnemonic, **bdnzt**. The BI value of 2 is replaced by the **eq** symbol. Using the simplified mnemonic and the **eq** operand, the expression becomes **bdnzt eq,target**.

This example tests CR0[EQ]; however, to test the equal condition in CR5 (CR bit 22), the expression becomes **bc 8,22,target**. The BI operand of 22 indicates CR[22] (CR5[2], or BI field 0b10110), as shown in Table 7. This can be expressed as the simplified mnemonic. **bdnzt 4 \* cr5 + eq,target**.

The notation, **4 \* cr5 + eq** may at first seem awkward, but it eliminates computing the value of the CR bit. It can be seen that  $(4 * 5) + 2 = 22$ . Note that although 32-bit registers in Book E processors are numbered 32–63, only values 0–31 are valid (or possible) for BI operands. As shown in Table 8, a Book E-compliant processor automatically translates the bit values; specifying a BI value of 22 selects bit 54 on a Book E processor, or  $CR5[2] = CR5[EQ]$ .

## 4.1 Key Facts about Simplified Branch Mnemonics


The following key points are helpful in understanding how to use simplified branch mnemonics:

- All simplified branch mnemonics eliminate the BO operand, so if any operand is present in a branch simplified mnemonic, it is the BI operand (or a reduced form of it).
- If the CR is not involved in the branch, the BI operand can be deleted
- If the CR is involved in the branch, the BI operand can be treated in the following ways:
  - It can be specified as a numeric value, just as it is in the architecturally defined instruction, or it can be indicated with an easier to remember formula,  $4 * crn + [\text{test bit symbol}]$ , where  $n$  indicates the CR field number.
  - The condition of the test bit (eq, lt, gt, and so) can be incorporated into the mnemonic, leaving the need for an operand that defines only the CR field.
    - If the test bit is in CR0, no operand is needed.
    - If the test bit is in CR1–CR7, the BI operand can be replaced with a crS operand (that is, cr1, cr2, cr3, and so forth).

## 4.2 Eliminating the BO Operand

The 5-bit BO field, shown in Figure 2, encodes the following operations in conditional branch instructions:

- Decrement count register (CTR)
  - And test if result is equal to zero
  - And test if result is not equal to zero
- Test condition register (CR)
  - Test condition true
  - Test condition false
- Branch prediction (taken, fall through). If the prediction bit,  $y$ , is needed, it is signified by appending a plus or minus sign as described in Section 4.3, “Incorporating the BO Branch Prediction.”



**Figure 2. BO Field (Bits 6–10 of the Instruction Encoding)**

BO bits can be interpreted individually as described in Table 5.

**Table 5. BO Bit Encodings**

BO Bit	Description
0	If set, ignore the CR bit comparison.
1	If set, the CR bit comparison is against true; if not set the CR bit comparison is against false.
2	If set, the CTR is not decremented.
3	If BO[2] is set, this bit determines whether the CTR comparison is for equal to zero or not equal to zero.
4	The $y$ bit. If set, reverse the static prediction. Use of the this bit is optional and independent from the interpretation of the rest of the BO operand. Because simplified branch mnemonics eliminate the BO operand, this bit is programmed by adding a plus or minus sign to the simplified mnemonic, as described in Section 4.3, “Incorporating the BO Branch Prediction.”

Thus, a BO encoding of 10100 (decimal 20) means ignore the CR bit comparison and do not decrement the CTR—in other words, branch unconditionally. Encodings for the BO operand are shown in Table 6. A *z* bit indicates that the bit is ignored. However, these bits should be cleared, as they may be assigned a meaning in a future version of the architecture.

As shown in Table 6, the ‘*c*’ in the standard mnemonic is replaced with the operations otherwise specified in the BO field, (**d** for decrement, **z** for zero, **nz** for non-zero, **t** for true, and **f** for false).

**Table 6. BO Operand Encodings**

BO Field	Value <sup>1</sup> (Decimal)	Description	Symbol
0000y	0	Decrement the CTR, then branch if the decremented CTR $\neq$ 0 and condition is FALSE.	<b>dnzf</b>
0001y	2	Decrement the CTR, then branch if the decremented CTR = 0 and condition is FALSE.	<b>dzf</b>
001z <sup>2</sup> y	4	Branch if the condition is FALSE. <sup>3</sup> Note that ‘false’ and ‘four’ both start with ‘f’.	<b>f</b>
0100y	8	Decrement the CTR, then branch if the decremented CTR $\neq$ 0 and condition is TRUE.	<b>dnzt</b>
0101y	10	Decrement the CTR, then branch if the decremented CTR = 0 and condition is TRUE.	<b>dzt</b>
011z <sup>2</sup> y	12	Branch if the condition is TRUE. <sup>3</sup> Note that ‘true’ and ‘twelve’ both start with ‘t’.	<b>t</b>
1z <sup>2</sup> 00y <sup>4</sup>	16	Decrement the CTR, then branch if the decremented CTR $\neq$ 0.	<b>dnz</b> <sup>5</sup>
1z <sup>2</sup> 01y <sup>4</sup>	18	Decrement the CTR, then branch if the decremented CTR = 0.	<b>dz</b> <sup>5</sup>
1z <sup>2</sup> 1zz <sup>4</sup>	20	Branch always.	—

<sup>1</sup> Assumes  $y = z = 0$ . Section 4.3, “Incorporating the BO Branch Prediction,” describes how to use simplified mnemonics to program the *y* bit for static prediction.

<sup>2</sup> A *z* bit indicates a bit that is ignored. However, these bits should be cleared, as they may be assigned a meaning in a future version of the architecture.

<sup>3</sup> Instructions for which BO is 12 (branch if condition true) or 4 (branch if condition false) do not depend on the CTR value and can be alternately coded by incorporating the condition specified by the BI field, as described in Section 4.6, “Simplified Mnemonics that Incorporate CR Conditions (Eliminates BO and Replaces BI with crS).”

<sup>4</sup> Simplified mnemonics for branch instructions that do not test CR bits (BO = 16, 18, and 20) should specify only a target. Otherwise a programming error may occur.

<sup>5</sup> Notice that these instructions do not use the branch if condition true or false operations. For that reason, simplified mnemonics for these should not specify a BI operand.

### 4.3 Incorporating the BO Branch Prediction

As shown in Table 6, the low-order bit (*y* bit) of the BO field provides a hint about whether the branch is likely to be taken (static branch prediction). Assemblers should clear this bit unless otherwise directed. This default action indicates the following:

- A branch conditional with a negative displacement field is predicted to be taken.
- A branch conditional with a non-negative displacement field is predicted not to be taken (fall through).
- A branch conditional to an address in the LR or CTR is predicted not to be taken (fall through).

If the likely outcome (branch or fall through) of a given branch conditional instruction is known, a suffix can be added to the mnemonic that tells the assembler how to set the *y* bit. That is, ‘+’ indicates that the branch is to be taken and ‘-’ indicates that the branch is not to be taken. This suffix can be added to any branch conditional mnemonic, either standard or simplified.



For relative and absolute branches (**bc**[I][a]), the setting of the y bit depends on whether the displacement field is negative or non-negative. For negative displacement fields, coding the suffix '+' causes the bit to be cleared, and coding the suffix '-' causes the bit to be set. For non-negative displacement fields, coding the suffix '+' causes the bit to be set, and coding the suffix '-' causes the bit to be cleared.

For branches to an address in the LR or CTR (**bclr**[I] or **bcctr**[I]), coding the suffix '+' causes the y bit to be set, and coding the suffix '-' causes the bit to be cleared.

Examples of branch prediction follow:

1. Branch if CR0 reflects less than condition, specifying that the branch should be predicted as taken.  
**blt+** *target*
2. Same as (1), but target address is in the LR and the branch should be predicted as not taken.  
**bltr-**

## 4.4 The BI Operand—CR Bit and Field Representations

With standard branch mnemonics, the BI operand is used when it is necessary to test a CR bit, as shown in the example in Section 4, “Branch Instruction Simplified Mnemonics,”

With simplified mnemonics, the BI operand is handled differently depending on whether the simplified mnemonic incorporates a CR condition to test, as follows:

- Some branch simplified mnemonics incorporate only the BO operand. These simplified mnemonics can use the architecturally defined BI operand to specify the CR bit, as follows:
  - The BI operand can be presented exactly as it is with standard mnemonics—as a decimal number, 0–31.
  - Symbols can be used to replace the decimal operand, as shown in the example in Section 4, “Branch Instruction Simplified Mnemonics,” where **bdnzt 4 \* cr5 + eq, target** could be used instead of **bdnzt 22, target**. This is described in Section 4.4.1.1, “Specifying a CR Bit.”

The simplified mnemonics in Section 4.5, “Simplified Mnemonics that Incorporate the BO Operand,” use one of these two methods to specify a CR bit.


- Additional simplified mnemonics are specified that incorporate CR conditions that would otherwise be specified by the BI operand, so the BI operand is replaced by the **crS** operand to specify the CR field, CR0–CR7. See Section 4.4.1, “BI Operand Instruction Encoding.”

These mnemonics are described in Section 4.6, “Simplified Mnemonics that Incorporate CR Conditions (Eliminates BO and Replaces BI with crS).”

### 4.4.1 BI Operand Instruction Encoding

The entire 5-bit BI field, shown in Figure 3, represents the bit number for the CR bit to be tested. For standard branch mnemonics and for branch simplified mnemonics that do not incorporate a CR condition, the BI operand provides all 5 bits.

For simplified branch mnemonics described in Section 4.6, “Simplified Mnemonics that Incorporate CR Conditions (Eliminates BO and Replaces BI with crS),” the BI operand is replaced by a **crS** operand. To understand this, it is useful to view the BI operand as comprised of two parts. As Figure 3 shows, BI[0–2] indicates the CR field and BI[3–4] represents the condition to test.



**Figure 3. BI Field (Bits 11–14 of the Instruction Encoding)**

Integer record-form instructions update CR0 and floating-point record-form instructions update CR1, as described in Table 7.

### 4.4.1.1 Specifying a CR Bit

Note that the AIM version of the PowerPC architecture numbers CR bits 0–31 and Book E numbers them 32–63. However, no adjustment is necessary to the code; in Book E devices, 32 is automatically added to the BI value, as shown in Table 7 and Table 8.

**Table 7. CR0 and CR1 Fields as Updated by Integer and Floating-Point Instructions**

CR $n$ Bit	CR Bits		BI		Description
	AIM	Book E	0–2	3–4	
CR0[0]	0	32	000	00	Negative (LT)—Set when the result is negative.
CR0[1]	1	33	000	01	Positive (GT)—Set when the result is positive (and not zero).
CR0[2]	2	34	000	10	Zero (EQ)—Set when the result is zero.
CR0[3]	3	35	000	11	Summary overflow (SO). Copy of XER[SO] at the instruction's completion.
CR1[0]	4	36	001	00	Copy of FPSCR[FX] at the instruction's completion.
CR1[1]	5	37	001	01	Copy of FPSCR[FEX] at the instruction's completion.
CR1[2]	6	38	001	10	Copy of FPSCR[VX] at the instruction's completion.
CR1[3]	7	39	001	11	Copy of FPSCR[OX] at the instruction's completion.

Some simplified mnemonics incorporate only the BO field (as described Section 4.2, “Eliminating the BO Operand”). If one of these simplified mnemonics is used and the CR must be accessed, the BI operand can be specified either as a numeric value or by using the symbols in Table 8.

Compare word instructions (described in Section 5, “Compare Word Simplified Mnemonics”), floating-point compare instructions, move to CR instructions, and others can also modify CR fields, so CR0 and CR1 may hold values that do not adhere to the meanings described in Table 7. CR logical instructions, described in Section 6, “Condition Register Logical Simplified Mnemonics,” can update individual CR bits.



**Table 8. BI Operand Settings for CR Fields for Branch Comparisons**

CRn Bit	Bit Expression	CR Bits		BI		Description
		AIM (BI Operand)	Book E	0–2	3–4	
CRn[0]	4 * cr0 + lt (or lt)	0	32	000	00	Less than or floating-point less than (LT, FL). For integer compare instructions: rA < SIMM or rB (signed comparison) or rA < UIMM or rB (unsigned comparison). For floating-point compare instructions: frA < frB.
	4 * cr1 + lt	4	36	001		
	4 * cr2 + lt	8	40	010		
	4 * cr3+ lt	12	44	011		
	4 * cr4 + lt	16	48	100		
	4 * cr5 + lt	20	52	101		
	4 * cr6 + lt	24	56	110		
	4 * cr7 + lt	28	60	111		
CRn[1]	4 * cr0 + gt (or gt)	1	33	000	01	Greater than or floating-point greater than (GT, FG). For integer compare instructions: rA > SIMM or rB (signed comparison) or rA > UIMM or rB (unsigned comparison). For floating-point compare instructions: frA > frB.
	4 * cr1 + gt	5	37	001		
	4 * cr2 + gt	9	41	010		
	4 * cr3+ gt	13	45	011		
	4 * cr4 + gt	17	49	100		
	4 * cr5 + gt	21	53	101		
	4 * cr6 + gt	25	57	110		
	4 * cr7 + gt	29	61	111		
CRn[2]	4 * cr0 + eq (or eq)	2	34	000	10	Equal or floating-point equal (EQ, FE). For integer compare instructions: rA = SIMM, UIMM, or rB. For floating-point compare instructions: frA = frB.
	4 * cr1 + eq	6	38	001		
	4 * cr2 + eq	10	42	010		
	4 * cr3+ eq	14	46	011		
	4 * cr4 + eq	18	50	100		
	4 * cr5 + eq	22	54	101		
	4 * cr6 + eq	26	58	110		
	4 * cr7 + eq	30	62	111		
CRn[3]	4 * cr0 + so/un (or so/un)	3	35	000	11	Summary overflow or floating-point unordered (SO, FU). For integer compare instructions, this is a copy of XER[SO] at instruction completion. For floating-point compare instructions, one or both of frA and frB is a NaN.
	4 * cr1 + so/un	7	39	001		
	4 * cr2 + so/un	11	43	010		
	4 * cr3 + so/un	15	47	011		
	4 * cr4 + so/un	19	51	100		
	4 * cr5 + so/un	23	55	101		
	4 * cr6 + so/un	27	59	110		
	4 * cr7 + so/un	31	63	111		

To provide simplified mnemonics for every possible combination of BO and BI (that is, including bits that identified the CR field) would require  $2^{10} = 1024$  mnemonics, most of which would be only marginally useful. The abbreviated set in Section 4.5, “Simplified Mnemonics that Incorporate the BO Operand,” covers useful cases. Unusual cases can be coded using a standard branch conditional syntax.

#### 4.4.1.2 The crS Operand

The crS symbols are shown in Table 9. Note that either the symbol or the operand value can be used in the syntax used with the simplified mnemonic.

**Table 9. CR Field Identification Symbols**

Symbol	BI[0–2]	CR Bits
cr0 (default, can be eliminated from syntax)	000	32–35
cr1	001	36–39

**Table 9. CR Field Identification Symbols (continued)**

Symbol	BI[0–2]	CR Bits
cr2	010	40–43
cr3	011	44–47
cr4	100	48–51
cr5	101	52–55
cr6	110	56–59
cr7	111	60–63

To identify a CR bit, an expression in which a CR field symbol is multiplied by 4 and then added to a bit-number-within-CR-field symbol can be used, (for example, **cr0 \* 4 + eq**).

## 4.5 Simplified Mnemonics that Incorporate the BO Operand

The mnemonics in Table 10 allow common BO operand encodings to be specified as part of the mnemonic, along with the absolute address (AA) and set link register bits (LK). There are no simplified mnemonics for relative and absolute unconditional branches. For these, the basic mnemonics **b**, **ba**, **bl**, and **bla** are used.

**Table 10. Branch Simplified Mnemonics**

Branch Semantics	LR Update Not Enabled				LR Update Enabled			
	bc	bca	bclr	bcctr	bcl	bcla	bclrl	bcctrl
Branch unconditionally <sup>1</sup>	—	—	blr	bctr	—	—	blrll	bctrl
Branch if condition true	bt	bta	btlr	btctr	btl	btla	btlrl	btctrl
Branch if condition false	bf	bfa	bflr	bfctr	bfl	bfla	bflrl	bfctrl
Decrement CTR, branch if CTR ≠ 0 <sup>1</sup>	bdnz	bdnza	bdnzlr	—	bdnzl	bdnzla	bdnzlrl	—
Decrement CTR, branch if CTR ≠ 0 and condition true	bdnzt	bdnzta	bdnztlr	—	bdnztl	bdnztla	bdnztlrl	—
Decrement CTR, branch if CTR ≠ 0 and condition false	bdnzf	bdnzfa	bdnzflr	—	bdnzfl	bdnzfla	bdnzflrl	—
Decrement CTR, branch if CTR = 0 <sup>1</sup>	bdz	bdza	bdzlr	—	bdzl	bdzla	bdzlrll	—
Decrement CTR, branch if CTR = 0 and condition true	bdzt	bdzta	bdztlr	—	bdztl	bdztla	bdztlrl	—
Decrement CTR, branch if CTR = 0 and condition false	bdzf	bdzfa	bdzflr	—	bdzfl	bdzfla	bdzflrl	—

<sup>1</sup> Simplified mnemonics for branch instructions that do not test CR bits should specify only a target. Otherwise a programming error may occur.

Table 11 shows the syntax for basic simplified branch mnemonics

**Table 11. Branch Instructions**

Instruction	Standard Mnemonic	Syntax	Simplified Mnemonic	Syntax
Branch	<b>b (ba bl bla)</b>	target_addr	N/A, syntax does not include BO	
Branch Conditional	<b>bc (bca bcl bcla)</b>	BO,BI,target_addr	<b>bx<sup>1</sup> (bxa bxl bxla)</b>	BI <sup>2</sup> ,target_addr
Branch Conditional to Link Register	<b>bclr (bclrl)</b>	BO,BI	<b>bxlr (bxlrl)</b>	BI
Branch Conditional to Count Register	<b>bcctr (bcctrl)</b>	BO,BI	<b>bxctr (bxctrl)</b>	BI

<sup>1</sup> x stands for one of the symbols in Table 6, where applicable.

<sup>2</sup> BI can be a numeric value or an expression as shown in Table 9.

The simplified mnemonics in Table 10 that test a condition require a corresponding CR bit as the first operand (as the examples 2–5 in Section 4.5.1, “Examples that Eliminate the BO Operand,” below illustrate). The symbols in Table 9 can be used in place of a numeric value.

### 4.5.1 Examples that Eliminate the BO Operand

The simplified mnemonics in Table 10 are used in the following examples:

- Decrement CTR and branch if it is still nonzero (closure of a loop controlled by a count loaded into CTR) (note that no CR bits are tested).

**bdnz target** equivalent to **bc 16,0,target**

Because this instruction does not test a CR bit, the simplified mnemonic should specify only a target operand. Specifying a CR (for example, **bdnz 0,target** or **bdnz cr0,target**) may be considered a programming error. Subsequent examples test conditions).

- Same as (1) but branch only if CTR is nonzero and equal condition in CR0.

**bdnzt eq,target** equivalent to **bc 8,2,target**

Other equivalents include **bdnzt 2,target** or the unlikely **bdnzt 4 \* cr0 + eq,target**

- Same as (2), but equal condition is in CR5.

**bdnzt 4 \* cr5 + eq,target** equivalent to **bc 8,22,target**

**bdnzt 22,target** would also work

- Branch if bit 59 of CR is false.

**bf 27,target** equivalent to **bc 4,27,target**

**bf 4 \* cr6 + so,target** would also work

- Same as (4), but set the link register. This is a form of conditional call.

**bfl 27,target** equivalent to **bcl 4,27,target**

Table 12 lists simplified mnemonics and syntax for **bc** and **bca** without LR updating.

**Table 12. Simplified Mnemonics for bc and bca without LR Update**

Branch Semantics	bc	Simplified Mnemonic	bca	Simplified Mnemonic
Branch unconditionally	—	—	—	—
Branch if condition true <sup>1</sup>	<b>bc 12,BI,target</b>	<b>bt BI,target</b>	<b>bca 12,BI,target</b>	<b>bta BI,target</b>

**Table 12. Simplified Mnemonics for bc and bca without LR Update (continued)**

Branch Semantics	bc	Simplified Mnemonic	bca	Simplified Mnemonic
Branch if condition false <sup>1</sup>	<b>bc 4,BI,target</b>	<b>bf BI,target</b>	<b>bca 4,BI,target</b>	<b>bfa BI,target</b>
Decrement CTR, branch if CTR ≠ 0	<b>bc 16,0,target</b>	<b>bdnz target <sup>2</sup></b>	<b>bca 16,0,target</b>	<b>bdnza target <sup>2</sup></b>
Decrement CTR, branch if CTR ≠ 0 and condition true	<b>bc 8,BI,target</b>	<b>bdnzt BI,target</b>	<b>bca 8,BI,target</b>	<b>bdnzta BI,target</b>
Decrement CTR, branch if CTR ≠ 0 and condition false	<b>bc 0,BI,target</b>	<b>bdnzf BI,target</b>	<b>bca 0,BI,target</b>	<b>bdnzfa BI,target</b>
Decrement CTR, branch if CTR = 0	<b>bc 18,0,target</b>	<b>bdz target<sup>2</sup></b>	<b>bca 18,0,target</b>	<b>bdza target<sup>2</sup></b>
Decrement CTR, branch if CTR = 0 and condition true	<b>bc 10,BI,target</b>	<b>bdzt BI,target</b>	<b>bca 10,BI,target</b>	<b>bdzta BI,target</b>
Decrement CTR, branch if CTR = 0 and condition false	<b>bc 2,BI,target</b>	<b>bdzf BI,target</b>	<b>bca 2,BI,target</b>	<b>bdzfa BI,target</b>

<sup>1</sup> Instructions for which B0 is either 12 (branch if condition true) or 4 (branch if condition false) do not depend on the CTR value and can be alternately coded by incorporating the condition specified by the BI field, as described in Section 4.6, "Simplified Mnemonics that Incorporate CR Conditions (Eliminates BO and Replaces BI with crS)."

<sup>2</sup> Simplified mnemonics for branch instructions that do not test CR bits should specify only a target. Otherwise a programming error may occur.

Table 13 lists simplified mnemonics and syntax for **bclr** and **bcctr** without LR updating.

**Table 13. Simplified Mnemonics for bclr and bcctr without LR Update**

Branch Semantics	bclr	Simplified Mnemonic	bcctr	Simplified Mnemonic
Branch unconditionally	<b>bclr 20,0</b>	<b>blr <sup>1</sup></b>	<b>bcctr 20,0</b>	<b>bctr <sup>1</sup></b>
Branch if condition true <sup>2</sup>	<b>bclr 12,BI</b>	<b>btlr BI</b>	<b>bcctr 12,BI</b>	<b>btctr BI</b>
Branch if condition false <sup>2</sup>	<b>bclr 4,BI</b>	<b>bflr BI</b>	<b>bcctr 4,BI</b>	<b>bfctr BI</b>
Decrement CTR, branch if CTR ≠ 0	<b>bclr 16,BI</b>	<b>bdnzlr BI</b>	—	—
Decrement CTR, branch if CTR ≠ 0 and condition true	<b>bclr 8,BI</b>	<b>bdnztlr BI</b>	—	—
Decrement CTR, branch if CTR ≠ 0 and condition false	<b>bclr 0,BI</b>	<b>bdnzflr BI</b>	—	—
Decrement CTR, branch if CTR = 0	<b>bclr 18,0</b>	<b>bdzlr <sup>1</sup></b>	—	—
Decrement CTR, branch if CTR = 0 and condition true	<b>bclr 8,BI</b>	<b>bdnztlr BI</b>	—	—
Decrement CTR, branch if CTR = 0 and condition false	<b>bclr 2,BI</b>	<b>bdzflr BI</b>	—	—

<sup>1</sup> Simplified mnemonics for branch instructions that do not test a CR bit should not specify one; a programming error may occur.

<sup>2</sup> Instructions for which B0 is 12 (branch if condition true) or 4 (branch if condition false) do not depend on a CTR value and can be alternately coded by incorporating the condition specified by the BI field. See Section 4.6, "Simplified Mnemonics that Incorporate CR Conditions (Eliminates BO and Replaces BI with crS)."

Table 14 provides simplified mnemonics and syntax for **bcl** and **bcla**.

**Table 14. Simplified Mnemonics for bcl and bcla with LR Update**

Branch Semantics	bcl	Simplified Mnemonic	bcla	Simplified Mnemonic
Branch unconditionally	—	—	—	—
Branch if condition true <sup>1</sup>	<b>bcl 12,BI,target</b>	<b>btI BI,target</b>	<b>bcla 12,BI,target</b>	<b>btla BI,target</b>
Branch if condition false <sup>1</sup>	<b>bcl 4,BI,target</b>	<b>bfl BI,target</b>	<b>bcla 4,BI,target</b>	<b>bfla BI,target</b>
Decrement CTR, branch if CTR ≠ 0	<b>bcl 16,0,target</b>	<b>bdnzI target <sup>2</sup></b>	<b>bcla 16,0,target</b>	<b>bdnzla target <sup>2</sup></b>
Decrement CTR, branch if CTR ≠ 0 and condition true	<b>bcl 8,0,target</b>	<b>bdnztl BI,target</b>	<b>bcla 8,BI,target</b>	<b>bdnztla BI,target</b>
Decrement CTR, branch if CTR ≠ 0 and condition false	<b>bcl 0,BI,target</b>	<b>bdnzfl BI,target</b>	<b>bcla 0,BI,target</b>	<b>bdnzfla BI,target</b>
Decrement CTR, branch if CTR = 0	<b>bcl 18,BI,target</b>	<b>bdzI target <sup>2</sup></b>	<b>bcla 18,BI,target</b>	<b>bdzla target <sup>2</sup></b>
Decrement CTR, branch if CTR = 0 and condition true	<b>bcl 10,BI,target</b>	<b>bdztl BI,target</b>	<b>bcla 10,BI,target</b>	<b>bdztla BI,target</b>
Decrement CTR, branch if CTR = 0 and condition false	<b>bcl 2,BI,target</b>	<b>bdzfl BI,target</b>	<b>bcla 2,BI,target</b>	<b>bdzfla BI,target</b>

<sup>1</sup> Instructions for which B0 is either 12 (branch if condition true) or 4 (branch if condition false) do not depend on the CTR value and can be alternately coded by incorporating the condition specified by the BI field. See Section 4.6, "Simplified Mnemonics that Incorporate CR Conditions (Eliminates BO and Replaces BI with crS)."

<sup>2</sup> Simplified mnemonics for branch instructions that do not test CR bits should specify only a target. A programming error may occur.

Table 15 provides simplified mnemonics and syntax for **bclrl** and **bcctrl** with LR updating.

**Table 15. Simplified Mnemonics for bclrl and bcctrl with LR Update**

Branch Semantics	bclrl	Simplified Mnemonic	bcctrl	Simplified Mnemonic
Branch unconditionally	<b>bclrl 20,0</b>	<b>blrI <sup>1</sup></b>	<b>bcctrl 20,0</b>	<b>bctrl <sup>1</sup></b>
Branch if condition true	<b>bclrl 12,BI</b>	<b>btlrI BI</b>	<b>bcctrl 12,BI</b>	<b>btctrl BI</b>
Branch if condition false	<b>bclrl 4,BI</b>	<b>bfrrI BI</b>	<b>bcctrl 4,BI</b>	<b>bfctrl BI</b>
Decrement CTR, branch if CTR ≠ 0	<b>bclrl 16,0</b>	<b>bdnzlrI <sup>1</sup></b>	—	—
Decrement CTR, branch if CTR ≠ 0 and condition true	<b>bclrl 8,BI</b>	<b>bdnztlrI BI</b>	—	—
Decrement CTR, branch if CTR ≠ 0 and condition false	<b>bclrl 0,BI</b>	<b>bdnzflrI BI</b>	—	—
Decrement CTR, branch if CTR = 0	<b>bclrl 18,0</b>	<b>bdzlrI <sup>1</sup></b>	—	—
Decrement CTR, branch if CTR = 0 and condition true	<b>bclrl 10, BI</b>	<b>bdztlrI BI</b>	—	—
Decrement CTR, branch if CTR = 0 and condition false	<b>bclrl 2,BI</b>	<b>bdzflrI BI</b>	—	—

<sup>1</sup> Simplified mnemonics for branch instructions that do not test a CR bit should not specify one. A programming error may occur.

## 4.6 Simplified Mnemonics that Incorporate CR Conditions (Eliminates BO and Replaces BI with crS)

The mnemonics in Table 18 are variations of the branch-if-condition-true (BO = 12) and branch-if-condition-false (BO = 4) encodings. Because these instructions do not depend on the CTR, the true/false conditions specified by BO can be combined with the CR test bit specified by BI to create a different set of simplified mnemonics that eliminates the BO operand and the portion of the BI operand (BI[3–4]) that specifies one of the four possible test bits. However, the simplified mnemonic cannot specify in which of the eight CR fields the test bit falls, so the BI operand is replaced by a **crS** operand.

The standard codes shown in Table 16 are used for the most common combinations of branch conditions. Note that for ease of programming, these codes include synonyms; for example, less than or equal (**le**) and not greater than (**ng**) achieve the same result.

### NOTE

A CR field symbol, **cr0–cr7**, is used as the first operand after the simplified mnemonic. If the default, CR0, is used, no **crS** is necessary,

**Table 16. Standard Coding for Branch Conditions**

Code	Description	Equivalent	Bit Tested
<b>lt</b>	Less than	—	LT
<b>le</b>	Less than or equal (equivalent to <b>ng</b> )	<b>ng</b>	GT
<b>eq</b>	Equal	—	EQ
<b>ge</b>	Greater than or equal (equivalent to <b>nl</b> )	<b>nl</b>	LT
<b>gt</b>	Greater than	—	GT
<b>nl</b>	Not less than (equivalent to <b>ge</b> )	<b>ge</b>	LT
<b>ne</b>	Not equal	—	EQ
<b>ng</b>	Not greater than (equivalent to <b>le</b> )	<b>le</b>	GT
<b>so</b>	Summary overflow	—	SO
<b>ns</b>	Not summary overflow	—	SO
<b>un</b>	Unordered (after floating-point comparison)	—	SO
<b>nu</b>	Not unordered (after floating-point comparison)	—	SO

Table 17 shows the syntax for simplified branch mnemonics that incorporate CR conditions. Here, **crS** replaces a BI operand to specify only a CR field (because the specific CR bit within the field is now part of the simplified mnemonic. Note that the default is CR0; if no **crS** is specified, CR0 is used.

**Table 17. Branch Instructions and Simplified Mnemonics that Incorporate CR Conditions**

Instruction	Standard Mnemonic	Syntax	Simplified Mnemonic	Syntax
Branch	<b>b (ba bl bla)</b>	target_addr	—	
Branch Conditional	<b>bc (bca bcl bcla)</b>	BO,BI,target_addr	<b>bx</b> <sup>1</sup> (bxa bxl bxla)	crS <sup>2</sup> ,target_addr
Branch Conditional to Link Register	<b>bclr (bclrl)</b>	BO,BI	<b>bxlr (bxlrl)</b>	crS
Branch Conditional to Count Register	<b>bcctr (bcctrl)</b>	BO,BI	<b>bxctr (bxctrl)</b>	crS

<sup>1</sup> x stands for one of the symbols in Table 16, where applicable.

<sup>2</sup> BI can be a numeric value or an expression as shown in Table 9.

Table 18 shows the simplified branch mnemonics incorporating conditions.

**Table 18. Simplified Mnemonics with Comparison Conditions**

Branch Semantics	LR Update Not Enabled				LR Update Enabled			
	bc	bca	bclr	bcctr	bcl	bcla	bclrl	bcctrl
Branch if less than	<b>blt</b>	<b>blta</b>	<b>bltlr</b>	<b>bltctr</b>	<b>bltl</b>	<b>bltla</b>	<b>bltlrl</b>	<b>bltctrl</b>
Branch if less than or equal	<b>ble</b>	<b>blea</b>	<b>blelr</b>	<b>blectr</b>	<b>blel</b>	<b>blela</b>	<b>blelrl</b>	<b>blectrl</b>
Branch if equal	<b>beq</b>	<b>beqa</b>	<b>beqlr</b>	<b>beqctr</b>	<b>beql</b>	<b>beqla</b>	<b>beqlrl</b>	<b>beqctrl</b>
Branch if greater than or equal	<b>bge</b>	<b>bgea</b>	<b>bgehr</b>	<b>bgectr</b>	<b>bgel</b>	<b>bgeha</b>	<b>bgehr</b>	<b>bgectrl</b>
Branch if greater than	<b>bgt</b>	<b>bgta</b>	<b>bgtr</b>	<b>bgtctr</b>	<b>bgtl</b>	<b>bgtla</b>	<b>bgtr</b>	<b>bgtctrl</b>
Branch if not less than	<b>bnl</b>	<b>bnla</b>	<b>bnlhr</b>	<b>bnlctr</b>	<b>bnll</b>	<b>bnlla</b>	<b>bnlhr</b>	<b>bnlctrl</b>
Branch if not equal	<b>bne</b>	<b>bnea</b>	<b>bnelr</b>	<b>bnectr</b>	<b>bnel</b>	<b>bnela</b>	<b>bnelhr</b>	<b>bnectrl</b>
Branch if not greater than	<b>bng</b>	<b>bnga</b>	<b>bngr</b>	<b>bngctr</b>	<b>bngl</b>	<b>bngla</b>	<b>bngr</b>	<b>bngctrl</b>
Branch if summary overflow	<b>bsol</b>	<b>bsola</b>	<b>bsolhr</b>	<b>bsolctr</b>	<b>bsol</b>	<b>bsola</b>	<b>bsolhr</b>	<b>bsolctrl</b>
Branch if not summary overflow	<b>bns</b>	<b>bnsa</b>	<b>bnsr</b>	<b>bnsctr</b>	<b>bns</b>	<b>bnsa</b>	<b>bnsr</b>	<b>bnsctrl</b>
Branch if unordered	<b>bun</b>	<b>buna</b>	<b>bunhr</b>	<b>bunctr</b>	<b>bun</b>	<b>buna</b>	<b>bunhr</b>	<b>bunctrl</b>
Branch if not unordered	<b>bnu</b>	<b>bnua</b>	<b>bnulhr</b>	<b>bnuctr</b>	<b>bnul</b>	<b>bnula</b>	<b>bnulhr</b>	<b>bnuctrl</b>

Instructions using the mnemonics in Table 18 indicate the condition bit, but not the CR field. If no field is specified, CR0 is used. The CR field symbols defined in Table 9 (**cr0–cr7**) are used for this operand, as shown in examples 2–4 of Section 4.6.1, “Branch Simplified Mnemonics that Incorporate CR Conditions: Examples,” below.

#### 4.6.1 Branch Simplified Mnemonics that Incorporate CR Conditions: Examples

The following examples use the simplified mnemonics shown in Table 18:

- Branch if CR0 reflects not-equal condition.  
**bne target** equivalent to **bc 4,2,target**
- Same as (1) but condition is in CR3.  
**bne cr3,target** equivalent to **bc 4,14,target**



- Branch to an absolute target if CR4 specifies greater than condition, setting the LR. This is a form of conditional call.

**bgta cr4,target** equivalent to **bcla 12,17,target**

- Same as (3), but target address is in the CTR.

**bgctrl cr4** equivalent to **bcctrl 12,17**

## 4.6.2 Branch Simplified Mnemonics that Incorporate CR Conditions: Listings

Table 19 shows simplified branch mnemonics and syntax for **bc** and **bca** without LR updating.

**Table 19. Simplified Mnemonics for bc and bca without Comparison Conditions or LR Updating**

Branch Semantics	bc	Simplified Mnemonic	bca	Simplified Mnemonic
Branch if less than	<b>bc 12,BI<sup>1</sup>,target</b>	<b>blt crS,target</b>	<b>bca 12,BI<sup>1</sup>,target</b>	<b>blta crS,target</b>
Branch if less than or equal	<b>bc 4,BI<sup>2</sup>,target</b>	<b>ble crS,target</b>	<b>bca 4,BI<sup>2</sup>,target</b>	<b>blea crS,target</b>
Branch if not greater than		<b>bng crS,target</b>		<b>bnga crS,target</b>
Branch if equal	<b>bc 12,BI<sup>3</sup>,target</b>	<b>beq crS,target</b>	<b>bca 12,BI<sup>3</sup>,target</b>	<b>beqa crS,target</b>
Branch if greater than or equal	<b>bc 4,BI<sup>1</sup>,target</b>	<b>bge crS,target</b>	<b>bca 4,BI<sup>1</sup>,target</b>	<b>bgea crS,target</b>
Branch if not less than		<b>bnl crS,target</b>		<b>bnla crS,target</b>
Branch if greater than	<b>bc 12,BI<sup>2</sup>,target</b>	<b>bgt crS,target</b>	<b>bca 12,BI<sup>2</sup>,target</b>	<b>bgta crS,target</b>
Branch if not equal	<b>bc 4,BI<sup>3</sup>,target</b>	<b>bne crS,target</b>	<b>bca 4,BI<sup>3</sup>,target</b>	<b>bnea crS,target</b>
Branch if summary overflow	<b>bc 12,BI<sup>4</sup>,target</b>	<b>bso crS,target</b>	<b>bca 12,BI<sup>4</sup>,target</b>	<b>bsoa crS,target</b>
Branch if unordered		<b>bun crS,target</b>		<b>buna crS,target</b>
Branch if not summary overflow	<b>bc 4,BI<sup>4</sup>,target</b>	<b>bns crS,target</b>	<b>bca 4,BI<sup>4</sup>,target</b>	<b>bnsa crS,target</b>
Branch if not unordered		<b>bnu crS,target</b>		<b>bnua crS,target</b>

<sup>1</sup> The value in the BI operand selects CRn[0], the LT bit.

<sup>2</sup> The value in the BI operand selects CRn[1], the GT bit.

<sup>3</sup> The value in the BI operand selects CRn[2], the EQ bit.

<sup>4</sup> The value in the BI operand selects CRn[3], the SO bit.

Table 20 shows simplified branch mnemonics and syntax for **bclr** and **bcctr** without LR updating.

**Table 20. Simplified Mnemonics for bclr and bcctr without Comparison Conditions and LR Updating**

Branch Semantics	bclr	Simplified Mnemonic	bcctr	Simplified Mnemonic
Branch if less than	<b>bclr 12,BI<sup>1</sup>,target</b>	<b>bltlr crS,target</b>	<b>bcctr 12,BI<sup>1</sup>,target</b>	<b>bltctr crS,target</b>
Branch if less than or equal	<b>bclr 4,BI<sup>2</sup>,target</b>	<b>blelr crS,target</b>	<b>bcctr 4,BI<sup>2</sup>,target</b>	<b>blectr crS,target</b>
Branch if not greater than		<b>bnglr crS,target</b>		<b>bngctr crS,target</b>
Branch if equal	<b>bclr 12,BI<sup>3</sup>,target</b>	<b>beqlr crS,target</b>	<b>bcctr 12,BI<sup>3</sup>,target</b>	<b>beqctr crS,target</b>
Branch if greater than or equal	<b>bclr 4,BI<sup>1</sup>,target</b>	<b>bgelr crS,target</b>	<b>bcctr 4,BI<sup>1</sup>,target</b>	<b>bgectr crS,target</b>
Branch if not less than		<b>bnllr crS,target</b>		<b>bnlctr crS,target</b>

**Table 20. Simplified Mnemonics for bclr and bcctr without Comparison Conditions and LR Updating (continued)**

Branch Semantics	bclr	Simplified Mnemonic	bcctr	Simplified Mnemonic
Branch if greater than	<b>bclr 12,BI<sup>2</sup>,target</b>	<b>bgtlr crS,target</b>	<b>bcctr 12,BI<sup>2</sup>,target</b>	<b>bgctr crS,target</b>
Branch if not equal	<b>bclr 4,BI<sup>3</sup>,target</b>	<b>bnelr crS,target</b>	<b>bcctr 4,BI<sup>3</sup>,target</b>	<b>bnctr crS,target</b>
Branch if summary overflow	<b>bclr 12,BI<sup>4</sup>,target</b>	<b>bsolr crS,target</b>	<b>bcctr 12,BI<sup>4</sup>,target</b>	<b>bsotr crS,target</b>
Branch if unordered		<b>bunlr crS,target</b>		<b>bunctr crS,target</b>
Branch if not summary overflow	<b>bclr 4,BI<sup>4</sup>,target</b>	<b>bnslr crS,target</b>	<b>bcctr 4,BI<sup>4</sup>,target</b>	<b>bnsctr crS,target</b>
Branch if not unordered		<b>bnulr crS,target</b>		<b>bnuctr crS,target</b>

<sup>1</sup> The value in the BI operand selects CRn[0], the LT bit.

<sup>2</sup> The value in the BI operand selects CRn[1], the GT bit.

<sup>3</sup> The value in the BI operand selects CRn[2], the EQ bit.

<sup>4</sup> The value in the BI operand selects CRn[3], the SO bit.

Table 21 shows simplified branch mnemonics and syntax for **bcl** and **bcla**.

**Table 21. Simplified Mnemonics for bcl and bcla with Comparison Conditions and LR Updating**

Branch Semantics	bcl	Simplified Mnemonic	bcla	Simplified Mnemonic
Branch if less than	<b>bcl 12,BI<sup>1</sup>,target</b>	<b>bltl crS,target</b>	<b>bcla 12,BI<sup>1</sup>,target</b>	<b>bltla crS,target</b>
Branch if less than or equal	<b>bcl 4,BI<sup>2</sup>,target</b>	<b>blel crS,target</b>	<b>bcla 4,BI<sup>2</sup>,target</b>	<b>blela crS,target</b>
Branch if not greater than		<b>bngl crS,target</b>		<b>bngla crS,target</b>
Branch if equal	<b>bcl 12,BI<sup>3</sup>,target</b>	<b>beql crS,target</b>	<b>bcla 12,BI<sup>3</sup>,target</b>	<b>beqla crS,target</b>
Branch if greater than or equal	<b>bcl 4,BI<sup>1</sup>,target</b>	<b>bgel crS,target</b>	<b>bcla 4,BI<sup>1</sup>,target</b>	<b>bgela crS,target</b>
Branch if not less than		<b>bnll crS,target</b>		<b>bnlla crS,target</b>
Branch if greater than	<b>bcl 12,BI<sup>2</sup>,target</b>	<b>bgtl crS,target</b>	<b>bcla 12,BI<sup>2</sup>,target</b>	<b>bgtla crS,target</b>
Branch if not equal	<b>bcl 4,BI<sup>3</sup>,target</b>	<b>bnel crS,target</b>	<b>bcla 4,BI<sup>3</sup>,target</b>	<b>bnela crS,target</b>
Branch if summary overflow	<b>bcl 12,BI<sup>4</sup>,target</b>	<b>bsol crS,target</b>	<b>bcla 12,BI<sup>4</sup>,target</b>	<b>bsola crS,target</b>
Branch if unordered		<b>bunl crS,target</b>		<b>bunla crS,target</b>
Branch if not summary overflow	<b>bcl 4,BI<sup>4</sup>,target</b>	<b>bnsl crS,target</b>	<b>bcla 4,BI<sup>4</sup>,target</b>	<b>bnsla crS,target</b>
Branch if not unordered		<b>bnul crS,target</b>		<b>bnula crS,target</b>

<sup>1</sup> The value in the BI operand selects CRn[0], the LT bit.

<sup>2</sup> The value in the BI operand selects CRn[1], the GT bit.

<sup>3</sup> The value in the BI operand selects CRn[2], the EQ bit.

<sup>4</sup> The value in the BI operand selects CRn[3], the SO bit.

Table 22 shows the simplified branch mnemonics and syntax for **bclrl** and **bcctrl** with LR updating.

**Table 22. Simplified Mnemonics for bclrl and bcctrl with Comparison Conditions and LR Update**

Branch Semantics	bclrl	Simplified Mnemonic	bcctrl	Simplified Mnemonic
Branch if less than	<b>bclrl 12,BI<sup>1</sup>,target</b>	<b>bltlr crS,target</b>	<b>bcctrl 12,BI<sup>1</sup>,target</b>	<b>bltctrl crS,target</b>
Branch if less than or equal	<b>bclrl 4,BI<sup>2</sup>,target</b>	<b>blelr crS,target</b>	<b>bcctrl 4,BI<sup>2</sup>,target</b>	<b>blectrl crS,target</b>
Branch if not greater than		<b>bnglrl crS,target</b>		<b>bngctrl crS,target</b>
Branch if equal	<b>bclrl 12,BI<sup>3</sup>,target</b>	<b>beqlr crS,target</b>	<b>bcctrl 12,BI<sup>3</sup>,target</b>	<b>beqctrl crS,target</b>
Branch if greater than or equal	<b>bclrl 4,BI<sup>1</sup>,target</b>	<b>bgehr crS,target</b>	<b>bcctrl 4,BI<sup>1</sup>,target</b>	<b>bgectrl crS,target</b>
Branch if not less than		<b>bnlrl crS,target</b>		<b>bnlctrl crS,target</b>
Branch if greater than	<b>bclrl 12,BI<sup>2</sup>,target</b>	<b>bgtlr crS,target</b>	<b>bcctrl 12,BI<sup>2</sup>,target</b>	<b>bgtctrl crS,target</b>
Branch if not equal	<b>bclrl 4,BI<sup>3</sup>,target</b>	<b>bnelr crS,target</b>	<b>bcctrl 4,BI<sup>3</sup>,target</b>	<b>bnctrl crS,target</b>
Branch if summary overflow	<b>bclrl 12,BI<sup>4</sup>,target</b>	<b>bsolr crS,target</b>	<b>bcctrl 12,BI<sup>4</sup>,target</b>	<b>bsctrl crS,target</b>
Branch if unordered		<b>bunlr crS,target</b>		<b>bunctrl crS,target</b>
Branch if not summary overflow	<b>bclrl 4,BI<sup>4</sup>,target</b>	<b>bnsrl crS,target</b>	<b>bcctrl 4,BI<sup>4</sup>,target</b>	<b>bnsctrl crS,target</b>
Branch if not unordered		<b>bnulr crS,target</b>		<b>bnucrl crS,target</b>

- <sup>1</sup> The value in the BI operand selects CRn[0], the LT bit.
- <sup>2</sup> The value in the BI operand selects CRn[1], the GT bit.
- <sup>3</sup> The value in the BI operand selects CRn[2], the EQ bit.
- <sup>4</sup> The value in the BI operand selects CRn[3], the SO bit.

## 5 Compare Word Simplified Mnemonics

In compare word instructions, the L operand indicates a word (L = 0) or double-word (L = 1). Simplified mnemonics in Table 23 eliminate the L operand for word comparisons.

**Table 23. Word Compare Simplified Mnemonics**

Operation	Simplified Mnemonic	Equivalent to:
Compare Word Immediate	<b>cmpwi crD,rA,SIMM</b>	<b>cmpi crD,0,rA,SIMM</b>
Compare Word	<b>cmpw crD,rA,rB</b>	<b>cmp crD,0,rA,rB</b>
Compare Logical Word Immediate	<b>cmplwi crD,rA,UIMM</b>	<b>cmpli crD,0,rA,UIMM</b>
Compare Logical Word	<b>cmplw crD,rA,rB</b>	<b>cmpl crD,0,rA,rB</b>

As with branch mnemonics, the **crD** field of a compare instruction can be omitted if CR0 is used, as shown in examples 1 and 3 below. Otherwise, the target CR field must be specified as the first operand. The following examples use word compare mnemonics:

1. Compare **rA** with immediate value 100 as signed 32-bit integers and place result in CR0.  
**cmpwi rA,100**                               equivalent to                               **cmpi 0,0,rA,100**
2. Same as (1), but place results in CR4.  
**cmpwi cr4,rA,100**                           equivalent to                               **cmpi 4,0,rA,100**
3. Compare **rA** and **rB** as unsigned 32-bit integers and place result in CR0.  
**cmplw rA,rB**                               equivalent to                               **cmpl 0,0,rA,rB**

## 6 Condition Register Logical Simplified Mnemonics

The CR logical instructions, shown in Table 24, can be used to set, clear, copy, or invert a given CR bit. Simplified mnemonics allow these operations to be coded easily. Note that the symbols defined in Table 8 can be used to identify the CR bit.

**Table 24. Condition Register Logical Simplified Mnemonics**

Operation	Simplified Mnemonic	Equivalent to
Condition register set	<b>crset bx</b>	<b>creqv bx,bx,bx</b>
Condition register clear	<b>crclr bx</b>	<b>crxor bx,bx,bx</b>
Condition register move	<b>crmove bx,by</b>	<b>cror bx,by,by</b>
Condition register not	<b>crnot bx,by</b>	<b>crnor bx,by,by</b>

Examples using the CR logical mnemonics follow:

- Set CR[57].  
**crset 25** equivalent to **creqv 25,25,25**
- Clear CR0[SO].  
**crclr so** equivalent to **crxor 3,3,3**
- Same as (2), but clear CR3[SO].  
**crclr 4 \* cr3 + so** equivalent to **crxor 15,15,15**
- Invert the CR0[EQ].  
**crnot eq,eq** equivalent to **crnor 2,2,2**
- Same as (4), but CR4[EQ] is inverted and the result is placed into CR5[EQ].  
**crnot 4 \* cr5 + eq,4 \* cr4 + eq** equivalent to **crnor 22,18,18**

## 7 Trap Instructions Simplified Mnemonics

The codes in Table 25 have been adopted for the most common combinations of trap conditions.

**Table 25. Standard Codes for Trap Instructions**

Code	Description	TO Encoding	<	>	=	<U <sup>1</sup>	>U <sup>2</sup>
lt	Less than	16	1	0	0	0	0
le	Less than or equal	20	1	0	1	0	0
eq	Equal	4	0	0	1	0	0
ge	Greater than or equal	12	0	1	1	0	0
gt	Greater than	8	0	1	0	0	0
nl	Not less than	12	0	1	1	0	0
ne	Not equal	24	1	1	0	0	0
ng	Not greater than	20	1	0	1	0	0
llt	Logically less than	2	0	0	0	1	0
lle	Logically less than or equal	6	0	0	1	1	0

**Table 25. Standard Codes for Trap Instructions (continued)**

Code	Description	TO Encoding	<	>	=	<U <sup>1</sup>	>U <sup>2</sup>
lge	Logically greater than or equal	5	0	0	1	0	1
lgt	Logically greater than	1	0	0	0	0	1
lnl	Logically not less than	5	0	0	1	0	1
lng	Logically not greater than	6	0	0	1	1	0
—	Unconditional	31	1	1	1	1	1

<sup>1</sup> The symbol '<U' indicates an unsigned less-than evaluation is performed.

<sup>2</sup> The symbol '>U' indicates an unsigned greater-than evaluation is performed.

The mnemonics in Table 26 are variations of trap instructions, with the most useful TO values represented in the mnemonic rather than specified as a numeric operand.

**Table 26. Trap Simplified Mnemonics**

Trap Semantics	32-Bit Comparison	
	twi Immediate	tw Register
Trap unconditionally	—	trap
Trap if less than	twlti	twlt
Trap if less than or equal	twlei	twle
Trap if equal	tweqi	tweq
Trap if greater than or equal	twgei	twge
Trap if greater than	twgti	twgt
Trap if not less than	twnli	twnl
Trap if not equal	twnei	twne
Trap if not greater than	twngi	twng
Trap if logically less than	twllti	twllt
Trap if logically less than or equal	twllei	twlle
Trap if logically greater than or equal	twlgei	twlge
Trap if logically greater than	twlgti	twlgt
Trap if logically not less than	twlnli	twlnl
Trap if logically not greater than	twlngi	twlng

The following examples use the trap mnemonics shown in Table 26:

- Trap if rA is not zero.  
**twnei rA,0** equivalent to **twi 24,rA,0**
- Trap if rA is not equal to rB.  
**twne rA,rB** equivalent to **tw 24,rA,rB**
- Trap if rA is logically greater than 0x7FF.  
**twlgti rA,0x7FF** equivalent to **twi 1,rA,0x7FF**

- Trap unconditionally.

**trap** equivalent to **tw 31,0,0**

Trap instructions evaluate a trap condition as follows: The contents of **rA** are compared with either the sign-extended SIMM field or the contents of **rB**, depending on the trap instruction.

The comparison results in five conditions that are ANDed with operand **TO**. If the result is not 0, the trap exception handler is invoked. See Table 27 for these conditions.

**Table 27. TO Operand Bit Encoding**

TO Bit	ANDed with Condition
0	Less than, using signed comparison
1	Greater than, using signed comparison
2	Equal
3	Less than, using unsigned comparison
4	Greater than, using unsigned comparison

## 8 Simplified Mnemonics for Accessing SPRs

The **mtspr** and **mfspir** instructions specify a special-purpose register (SPR) as a numeric operand. Simplified mnemonics are provided that represent the SPR in the mnemonic rather than requiring it to be coded as a numeric operand. The pattern for **mtspr** and **mfspir** simplified mnemonics is straightforward: replace the **-spr** portion of the mnemonic with the abbreviation for the spr (for example XER, SRR0, or LR), eliminate the SPRN operand, leaving the source or destination GPR operand, **rS** or **rD**.

Following are examples using the SPR simplified mnemonics:

- Copy the contents of **rS** to the XER.  
**mtxer rS** equivalent to **mtspr 1,rS**
- Copy the contents of the LR to **rS**.  
**mflr rD** equivalent to **mfspir rD,8**
- Copy the contents of **rS** to the CTR.  
**mtctr rS** equivalent to **mtspr 9,rS**

The examples above show simplified mnemonics for accessing SPRs defined by the AIM version of the PowerPC architecture; however, the same formula is used for Book E, EIS, and implementation-specific SPRs, as shown in the following examples:

- Copy the contents of **rS** to CSRR0.  
**mtcsrr0 rS** equivalent to **mtspr 58,rS**
- Copy the contents of IVOR0 to **rS**.  
**mfivor0 rD** equivalent to **mfspir rD,400**
- Copy the contents of **rS** to the MAS1.  
**mtmas1 rS** equivalent to **mtspr 625,rS**

There is an additional simplified mnemonic formula for accessing IBATs, DBATs, and SPRGs, although not all of these more complicated simplified mnemonics are supported by all assemblers. These are shown in Table 28 along with the equivalent simplified mnemonic using the formula described above.

**Table 28. Additional Simplified Mnemonics for Accessing IBATs, DBATs, and SPRGs**

SPR	Move to SPR		Move from SPR	
	Simplified Mnemonic	Equivalent to	Simplified Mnemonic	Equivalent to
DBAT register, lower	<b>mtdbatl</b> <i>n,rS</i>	<b>mtspr</b> $537 + (2 * n),rS$	<b>mfdbatl</b> <i>rD,n</i>	<b>mfspir</b> $rD,537 + (2 * n)$
	<b>mtdbatl</b> <i>n,rS</i>		<b>mfdbatl</b> <i>n rD</i>	
DBAT register, upper	<b>mtdbatu</b> <i>n,rS</i>	<b>mtspr</b> $536 + (2 * n),rS$	<b>mfdbatu</b> <i>rD,n</i>	<b>mfspir</b> $rD,536 + (2 * n)$
	<b>mtdbatu</b> <i>n,rS</i>		<b>mfdbatu</b> <i>n rD</i>	
IBAT register, lower	<b>mtibatl</b> <i>n,rS</i>	<b>mtspr</b> $529 + (2 * n),rS$	<b>mfibatl</b> <i>rD,n</i>	<b>mfspir</b> $rD,529 + (2 * n)$
	<b>mtibatl</b> <i>n,rS</i>		<b>mfibatl</b> <i>n rD</i>	
IBAT register, upper	<b>mtibatu</b> <i>n,rS</i>	<b>mtspr</b> $528 + (2 * n),rS$	<b>mfibatu</b> <i>rD,n</i>	<b>mfspir</b> $rD,528 + (2 * n)$
	<b>mtibatu</b> <i>n,rS</i>		<b>mfibatu</b> <i>n rD</i>	
SPRGs	<b>mtsprg</b> <i>n,rS</i>	<b>mtspr</b> $272 + n,rS$	<b>mfspirg</b> <i>rD,n</i>	<b>mfspir</b> $rD,272 + n$
	<b>mtsprg</b> <i>n,rS</i>		<b>mfspirg</b> <i>n rD</i>	

## 9 Altivec Simplified Mnemonics

Simplified mnemonics are provided for the Data Stream Stop (**dss**) instruction so that it can be coded with the all streams indicator as part of the mnemonic. These are shown as examples with the instructions in Table 29.

**Table 29. Altivec Data Stream Stop (dss) Simplified Mnemonics**

Operation	Simplified Mnemonic	Equivalent to
Data Stream Stop (one stream)	<b>dss</b> STRM	<b>dss</b> STRM,0
Data Stream Stop All	<b>dssall</b>	<b>dss</b> 0,1

Simplified mnemonics for two vector instructions are also supported, as shown in Table 30.

**Table 30. Altivec Vector Simplified Mnemonics**

Operation	Simplified Mnemonic	Equivalent to
Vector Move Register	<b>vmr</b> <i>vD,vS</i>	<b>vor</b> <i>vD,vS,vS</i>
Vector Logical Not	<b>vnot</b> <i>vD,vS</i>	<b>vnor</b> <i>vD,vS,vS</i>



## 10 Recommended Simplified Mnemonics

This section describes commonly-used operations (such as no-op, load immediate, load address, move register, and complement register).

### 10.1 No-Op (nop)

Many instructions can be coded in such a way that, effectively, no operation is performed. An additional mnemonic is provided for the preferred form of no-op. If an implementation performs any type of run-time optimization related to no-ops, the preferred form is the following:

**nop** equivalent to **ori 0,0,0**

### 10.2 Load Immediate (li)

The **addi** and **addis** instructions can be used to load an immediate value into a register. Additional mnemonics are provided to convey the idea that no addition is being performed but that data is being moved from the immediate operand of the instruction to a register.

1. Load a 16-bit signed immediate value into **rD**.  
**li rD,value** equivalent to **addi rD,0,value**
2. Load a 16-bit signed immediate value, shifted left by 16 bits, into **rD**.  
**lis rD,value** equivalent to **addis rD,0,value**

### 10.3 Load Address (la)

This mnemonic permits computing the value of a base-displacement operand, using the **addi** instruction that normally requires a separate register and immediate operands.

**la rD,d(rA)** equivalent to **addi rD,rA,d**

The **la** mnemonic is useful for obtaining the address of a variable specified by name, allowing the assembler to supply the base register number and compute the displacement. If the variable *v* is located at offset *dV* bytes from the address in **rV**, and the assembler has been told to use **rV** as a base for references to the data structure containing *v*, the following line causes the address of *v* to be loaded into **rD**:

**la rD,v** equivalent to **addi rD,rV,dV**

### 10.4 Move Register (mr)

Several instructions can be coded to copy the contents of one register to another. A simplified mnemonic is provided that signifies that no computation is being performed, but merely that data is being moved from one register to another.

The following instruction copies the contents of **rS** into **rA**. This mnemonic can be coded with a dot (.) suffix to cause the Rc bit to be set in the underlying instruction.

**mr rA,rS** equivalent to **or rA,rS,rS**



## 12 Comprehensive List of Simplified Mnemonics

Table 31 lists simplified mnemonics. Note that compiler designers may implement additional simplified mnemonics not listed here.

**Table 31. Simplified Mnemonics**

Simplified Mnemonic	Mnemonic	Instruction
<b>bctr</b> <sup>1</sup>	<b>bcctr 20,0</b>	Branch unconditionally ( <b>bcctr</b> without LR update)
<b>bctrl</b> <sup>1</sup>	<b>bcctrl 20,0</b>	Branch unconditionally ( <b>bcctrl</b> with LR Update)
<b>bdnz target</b> <sup>1</sup>	<b>bc 16,0,target</b>	Decrement CTR, branch if CTR ≠ 0 ( <b>bc</b> without LR update)
<b>bdnza target</b> <sup>1</sup>	<b>bca 16,0,target</b>	Decrement CTR, branch if CTR ≠ 0 ( <b>bca</b> without LR update)
<b>bdnzf BI,target</b>	<b>bc 0,BI,target</b>	Decrement CTR, branch if CTR ≠ 0 and condition false ( <b>bc</b> without LR update)
<b>bdnzfa BI,target</b>	<b>bca 0,BI,target</b>	Decrement CTR, branch if CTR ≠ 0 and condition false ( <b>bca</b> without LR update)
<b>bdnzfl BI,target</b>	<b>bcl 0,BI,target</b>	Decrement CTR, branch if CTR ≠ 0 and condition false ( <b>bcl</b> with LR update)
<b>bdnzfla BI,target</b>	<b>bcla 0,BI,target</b>	Decrement CTR, branch if CTR ≠ 0 and condition false ( <b>bcla</b> with LR update)
<b>bdnzflr BI</b>	<b>bclr 0,BI</b>	Decrement CTR, branch if CTR ≠ 0 and condition false ( <b>bclr</b> without LR update)
<b>bdnzflrl BI</b>	<b>bclrl 0,BI</b>	Decrement CTR, branch if CTR ≠ 0 and condition false ( <b>bclrl</b> with LR Update)
<b>bdnzl target</b> <sup>1</sup>	<b>bcl 16,0,target</b>	Decrement CTR, branch if CTR ≠ 0 ( <b>bcl</b> with LR update)
<b>bdnzla target</b> <sup>1</sup>	<b>bcla 16,0,target</b>	Decrement CTR, branch if CTR ≠ 0 ( <b>bcla</b> with LR update)
<b>bdnzlr BI</b>	<b>bclr 16,BI</b>	Decrement CTR, branch if CTR ≠ 0 ( <b>bclr</b> without LR update)
<b>bdnzlrl</b> <sup>1</sup>	<b>bclrl 16,0</b>	Decrement CTR, branch if CTR ≠ 0 ( <b>bclrl</b> with LR Update)
<b>bdnztl BI,target</b>	<b>bc 8,BI,target</b>	Decrement CTR, branch if CTR ≠ 0 and condition true ( <b>bc</b> without LR update)
<b>bdnzta BI,target</b>	<b>bca 8,BI,target</b>	Decrement CTR, branch if CTR ≠ 0 and condition true ( <b>bca</b> without LR update)
<b>bdnztl BI,target</b>	<b>bcl 8,0,target</b>	Decrement CTR, branch if CTR ≠ 0 and condition true ( <b>bcl</b> with LR update)
<b>bdnztla BI,target</b>	<b>bcla 8,BI,target</b>	Decrement CTR, branch if CTR ≠ 0 and condition true ( <b>bcla</b> with LR update)
<b>bdnztlr BI</b>	<b>bclr 8,BI</b>	Decrement CTR, branch if CTR ≠ 0 and condition true ( <b>bclr</b> without LR update)



**Table 31. Simplified Mnemonics (continued)**

Simplified Mnemonic	Mnemonic	Instruction
<b>bdnztlr BI</b>	<b>bclr 8,BI</b>	Decrement CTR, branch if CTR = 0 and condition true ( <b>bclr</b> without LR update)
<b>bdnztlrl BI</b>	<b>bclrl 8,BI</b>	Decrement CTR, branch if CTR ≠ 0 and condition true ( <b>bclrl</b> with LR Update)
<b>bdz target<sup>1</sup></b>	<b>bc 18,0,target</b>	Decrement CTR, branch if CTR = 0 ( <b>bc</b> without LR update)
<b>bdza target<sup>1</sup></b>	<b>bca 18,0,target</b>	Decrement CTR, branch if CTR = 0 ( <b>bca</b> without LR update)
<b>bdzf BI,target</b>	<b>bc 2,BI,target</b>	Decrement CTR, branch if CTR = 0 and condition false ( <b>bc</b> without LR update)
<b>bdzfa BI,target</b>	<b>bca 2,BI,target</b>	Decrement CTR, branch if CTR = 0 and condition false ( <b>bca</b> without LR update)
<b>bdzfl BI,target</b>	<b>bcl 2,BI,target</b>	Decrement CTR, branch if CTR = 0 and condition false ( <b>bcl</b> with LR update)
<b>bdzfla BI,target</b>	<b>bcla 2,BI,target</b>	Decrement CTR, branch if CTR = 0 and condition false ( <b>bcla</b> with LR update)
<b>bdzflr BI</b>	<b>bclr 2,BI</b>	Decrement CTR, branch if CTR = 0 and condition false ( <b>bclr</b> without LR update)
<b>bdzflrl BI</b>	<b>bclrl 2,BI</b>	Decrement CTR, branch if CTR = 0 and condition false ( <b>bclrl</b> with LR Update)
<b>bdzl target<sup>1</sup></b>	<b>bcl 18,BI,target</b>	Decrement CTR, branch if CTR = 0 ( <b>bcl</b> with LR update)
<b>bdzla target<sup>1</sup></b>	<b>bcla 18,BI,target</b>	Decrement CTR, branch if CTR = 0 ( <b>bcla</b> with LR update)
<b>bdzlr<sup>1</sup></b>	<b>bclr 18,0</b>	Decrement CTR, branch if CTR = 0 ( <b>bclr</b> without LR update)
<b>bdzlr<sup>1</sup></b>	<b>bclrl 18,0</b>	Decrement CTR, branch if CTR = 0 ( <b>bclrl</b> with LR Update)
<b>bdztl BI,target</b>	<b>bc 10,BI,target</b>	Decrement CTR, branch if CTR = 0 and condition true ( <b>bc</b> without LR update)
<b>bdzta BI,target</b>	<b>bca 10,BI,target</b>	Decrement CTR, branch if CTR = 0 and condition true ( <b>bca</b> without LR update)
<b>bdztl BI,target</b>	<b>bcl 10,BI,target</b>	Decrement CTR, branch if CTR = 0 and condition true ( <b>bcl</b> with LR update)
<b>bdztle BI,target</b>	<b>bcla 10,BI,target</b>	Decrement CTR, branch if CTR = 0 and condition true ( <b>bcla</b> with LR update)
<b>bdztlrl BI</b>	<b>bclrl 10,BI</b>	Decrement CTR, branch if CTR = 0 and condition true ( <b>bclrl</b> with LR Update)
<b>beq crS,target</b>	<b>bc 12,BI<sup>2</sup>,target</b>	Branch if equal ( <b>bc</b> without comparison conditions or LR updating)
<b>beqa crS,target</b>	<b>bca 12,BI<sup>2</sup>,target</b>	Branch if equal ( <b>bca</b> without comparison conditions or LR updating)

**Table 31. Simplified Mnemonics (continued)**

Simplified Mnemonic	Mnemonic	Instruction
<b>beqctr crS,target</b>	<b>bcctr 12,BI<sup>2</sup>,target</b>	Branch if equal ( <b>bcctr</b> without comparison conditions and LR updating)
<b>beqctrl crS,target</b>	<b>bcctrl 12,BI<sup>2</sup>,target</b>	Branch if equal ( <b>bcctrl</b> with comparison conditions and LR update)
<b>beql crS,target</b>	<b>bcl 12,BI<sup>2</sup>,target</b>	Branch if equal ( <b>bcl</b> with comparison conditions and LR updating)
<b>beqla crS,target</b>	<b>bcla 12,BI<sup>2</sup>,target</b>	Branch if equal ( <b>bcla</b> with comparison conditions and LR updating)
<b>beqlr crS,target</b>	<b>bclr 12,BI<sup>2</sup>,target</b>	Branch if equal ( <b>bclr</b> without comparison conditions and LR updating)
<b>beqlrl crS,target</b>	<b>bclrl 12,BI<sup>2</sup>,target</b>	Branch if equal ( <b>bclrl</b> with comparison conditions and LR update)
<b>bf BI,target</b>	<b>bc 4,BI,target</b>	Branch if condition false <sup>3</sup> ( <b>bc</b> without LR update)
<b>bfa BI,target</b>	<b>bca 4,BI,target</b>	Branch if condition false <sup>3</sup> ( <b>bca</b> without LR update)
<b>bfctr BI</b>	<b>bcctr 4,BI</b>	Branch if condition false <sup>3</sup> ( <b>bcctr</b> without LR update)
<b>bfctrl BI</b>	<b>bcctrl 4,BI</b>	Branch if condition false <sup>3</sup> ( <b>bcctrl</b> with LR Update)
<b>bfl BI,target</b>	<b>bcl 4,BI,target</b>	Branch if condition false <sup>3</sup> ( <b>bcl</b> with LR update)
<b>bfla BI,target</b>	<b>bcla 4,BI,target</b>	Branch if condition false <sup>3</sup> ( <b>bcla</b> with LR update)
<b>bflr BI</b>	<b>bclr 4,BI</b>	Branch if condition false <sup>3</sup> ( <b>bclr</b> without LR update)
<b>bflrl BI</b>	<b>bclrl 4,BI</b>	Branch if condition false <sup>3</sup> ( <b>bclrl</b> with LR Update)
<b>bge crS,target</b>	<b>bc 4,BI<sup>4</sup>,target</b>	Branch if greater than or equal ( <b>bc</b> without comparison conditions or LR updating)
<b>bgea crS,target</b>	<b>bca 4,BI<sup>4</sup>,target</b>	Branch if greater than or equal ( <b>bca</b> without comparison conditions or LR updating)
<b>bgectr crS,target</b>	<b>bcctr 4,BI<sup>4</sup>,target</b>	Branch if greater than or equal ( <b>bcctr</b> without comparison conditions and LR updating)
<b>bgectrl crS,target</b>	<b>bcctrl 4,BI<sup>4</sup>,target</b>	Branch if greater than or equal ( <b>bcctrl</b> with comparison conditions and LR update)
<b>bgecl crS,target</b>	<b>bcl 4,BI<sup>4</sup>,target</b>	Branch if greater than or equal ( <b>bcl</b> with comparison conditions and LR updating)
<b>bgecla crS,target</b>	<b>bcla 4,BI<sup>4</sup>,target</b>	Branch if greater than or equal ( <b>bcla</b> with comparison conditions and LR updating)
<b>bgeclr crS,target</b>	<b>bclr 4,BI<sup>4</sup>,target</b>	Branch if greater than or equal ( <b>bclr</b> without comparison conditions and LR updating)
<b>bgeclrl crS,target</b>	<b>bclrl 4,BI<sup>4</sup>,target</b>	Branch if greater than or equal ( <b>bclrl</b> with comparison conditions and LR update)
<b>bgt crS,target</b>	<b>bc 12,BI<sup>5</sup>,target</b>	Branch if greater than ( <b>bc</b> without comparison conditions or LR updating)

**Table 31. Simplified Mnemonics (continued)**

Simplified Mnemonic	Mnemonic	Instruction
<b>bgta</b> crS,target	<b>bca</b> 12,BI <sup>5</sup> ,target	Branch if greater than ( <b>bca</b> without comparison conditions or LR updating)
<b>bgctr</b> crS,target	<b>bcctr</b> 12,BI <sup>5</sup> ,target	Branch if greater than ( <b>bcctr</b> without comparison conditions and LR updating)
<b>bgctrl</b> crS,target	<b>bcctrl</b> 12,BI <sup>5</sup> ,target	Branch if greater than ( <b>bcctrl</b> with comparison conditions and LR update)
<b>bgtl</b> crS,target	<b>bcl</b> 12,BI <sup>5</sup> ,target	Branch if greater than ( <b>bcl</b> with comparison conditions and LR updating)
<b>bgtla</b> crS,target	<b>bcla</b> 12,BI <sup>5</sup> ,target	Branch if greater than ( <b>bcla</b> with comparison conditions and LR updating)
<b>bgtlr</b> crS,target	<b>bclr</b> 12,BI <sup>5</sup> ,target	Branch if greater than ( <b>bclr</b> without comparison conditions and LR updating)
<b>bgtlrl</b> crS,target	<b>bclrl</b> 12,BI <sup>5</sup> ,target	Branch if greater than ( <b>bclrl</b> with comparison conditions and LR update)
<b>ble</b> crS,target	<b>bc</b> 4,BI <sup>5</sup> ,target	Branch if less than or equal ( <b>bc</b> without comparison conditions or LR updating)
<b>blea</b> crS,target	<b>bca</b> 4,BI <sup>5</sup> ,target	Branch if less than or equal ( <b>bca</b> without comparison conditions or LR updating)
<b>blectr</b> crS,target	<b>bcctr</b> 4,BI <sup>5</sup> ,target	Branch if less than or equal ( <b>bcctr</b> without comparison conditions and LR updating)
<b>blectrl</b> crS,target	<b>bcctrl</b> 4,BI <sup>5</sup> ,target	Branch if less than or equal ( <b>bcctrl</b> with comparison conditions and LR update)
<b>blel</b> crS,target	<b>bcl</b> 4,BI <sup>5</sup> ,target	Branch if less than or equal ( <b>bcl</b> with comparison conditions and LR updating)
<b>blela</b> crS,target	<b>bcla</b> 4,BI <sup>5</sup> ,target	Branch if less than or equal ( <b>bcla</b> with comparison conditions and LR updating)
<b>blelr</b> crS,target	<b>bclr</b> 4,BI <sup>5</sup> ,target	Branch if less than or equal ( <b>bclr</b> without comparison conditions and LR updating)
<b>blelrl</b> crS,target	<b>bclrl</b> 4,BI <sup>5</sup> ,target	Branch if less than or equal ( <b>bclrl</b> with comparison conditions and LR update)
<b>blr</b> <sup>1</sup>	<b>bclr</b> 20,0	Branch unconditionally ( <b>bclr</b> without LR update)
<b>blrl</b> <sup>1</sup>	<b>bclrl</b> 20,0	Branch unconditionally ( <b>bclrl</b> with LR Update)
<b>blt</b> crS,target	<b>bc</b> 12,BI,target	Branch if less than ( <b>bc</b> without comparison conditions or LR updating)
<b>blta</b> crS,target	<b>bca</b> 12,BI <sup>4</sup> ,target	Branch if less than ( <b>bca</b> without comparison conditions or LR updating)
<b>bltctr</b> crS,target	<b>bcctr</b> 12,BI <sup>4</sup> ,target	Branch if less than ( <b>bcctr</b> without comparison conditions and LR updating)
<b>bltctrl</b> crS,target	<b>bcctrl</b> 12,BI <sup>4</sup> ,target	Branch if less than ( <b>bcctrl</b> with comparison conditions and LR update)



**Table 31. Simplified Mnemonics (continued)**

Simplified Mnemonic	Mnemonic	Instruction
<b>btl crS,target</b>	<b>bcl 12,BI<sup>4</sup>,target</b>	Branch if less than ( <b>bcl</b> with comparison conditions and LR updating)
<b>btl crS,target</b>	<b>bcla 12,BI<sup>4</sup>,target</b>	Branch if less than ( <b>bcla</b> with comparison conditions and LR updating)
<b>btlr crS,target</b>	<b>bclr 12,BI<sup>4</sup>,target</b>	Branch if less than ( <b>bclr</b> without comparison conditions and LR updating)
<b>btlr crS,target</b>	<b>bclr 12,BI<sup>4</sup>,target</b>	Branch if less than ( <b>bclr</b> without comparison conditions and LR updating)
<b>btlrl crS,target</b>	<b>bclrl 12,BI<sup>4</sup>,target</b>	Branch if less than ( <b>bclrl</b> with comparison conditions and LR update)
<b>bne crS,target</b>	<b>bc 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bc</b> without comparison conditions or LR updating)
<b>bne crS,target</b>	<b>bca 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bca</b> without comparison conditions or LR updating)
<b>bnctr crS,target</b>	<b>bcctr 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bcctr</b> without comparison conditions and LR updating)
<b>bnctr crS,target</b>	<b>bcctr 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bcctr</b> without comparison conditions and LR updating)
<b>bnctrl crS,target</b>	<b>bcctrl 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bcctrl</b> with comparison conditions and LR update)
<b>bnctrl crS,target</b>	<b>bcctrl 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bcctrl</b> with comparison conditions and LR update)
<b>bnel crS,target</b>	<b>bcl 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bcl</b> with comparison conditions and LR updating)
<b>bnel crS,target</b>	<b>bcl 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bcl</b> with comparison conditions and LR updating)
<b>bnela crS,target</b>	<b>bcla 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bcla</b> with comparison conditions and LR updating)
<b>bnela crS,target</b>	<b>bcla 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bcla</b> with comparison conditions and LR updating)
<b>bnelr crS,target</b>	<b>bclr 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bclr</b> without comparison conditions and LR updating)
<b>bnelr crS,target</b>	<b>bclr 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bclr</b> without comparison conditions and LR updating)
<b>bnelrl crS,target</b>	<b>bclrl 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bclrl</b> with comparison conditions and LR update)
<b>bnelrl crS,target</b>	<b>bclrl 4,BI<sup>3</sup>,target</b>	Branch if not equal ( <b>bclrl</b> with comparison conditions and LR update)
<b>bng crS,target</b>	<b>bc 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bc</b> without comparison conditions or LR updating)
<b>bng crS,target</b>	<b>bc 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bc</b> without comparison conditions or LR updating)
<b>bnga crS,target</b>	<b>bca 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bca</b> without comparison conditions or LR updating)
<b>bnga crS,target</b>	<b>bca 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bca</b> without comparison conditions or LR updating)
<b>bngctr crS,target</b>	<b>bcctr 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bcctr</b> without comparison conditions and LR updating)
<b>bngctr crS,target</b>	<b>bcctr 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bcctr</b> without comparison conditions and LR updating)
<b>bngctrl crS,target</b>	<b>bcctrl 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bcctrl</b> with comparison conditions and LR update)
<b>bngctrl crS,target</b>	<b>bcctrl 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bcctrl</b> with comparison conditions and LR update)
<b>bngl crS,target</b>	<b>bcl 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bcl</b> with comparison conditions and LR updating)
<b>bngl crS,target</b>	<b>bcl 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bcl</b> with comparison conditions and LR updating)
<b>bngla crS,target</b>	<b>bcla 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bcla</b> with comparison conditions and LR updating)
<b>bngla crS,target</b>	<b>bcla 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bcla</b> with comparison conditions and LR updating)
<b>bnglr crS,target</b>	<b>bclr 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bclr</b> without comparison conditions and LR updating)
<b>bnglr crS,target</b>	<b>bclr 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bclr</b> without comparison conditions and LR updating)
<b>bnglrl crS,target</b>	<b>bclrl 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bclrl</b> with comparison conditions and LR update)
<b>bnglrl crS,target</b>	<b>bclrl 4,BI<sup>5</sup>,target</b>	Branch if not greater than ( <b>bclrl</b> with comparison conditions and LR update)
<b>bnl crS,target</b>	<b>bc 4,BI<sup>4</sup>,target</b>	Branch if not less than ( <b>bc</b> without comparison conditions or LR updating)
<b>bnl crS,target</b>	<b>bc 4,BI<sup>4</sup>,target</b>	Branch if not less than ( <b>bc</b> without comparison conditions or LR updating)





**Table 31. Simplified Mnemonics (continued)**

Simplified Mnemonic	Mnemonic	Instruction
<b>bnla</b> crS,target	<b>bca</b> 4,BI <sup>4</sup> ,target	Branch if not less than ( <b>bca</b> without comparison conditions or LR updating)
<b>bnlctr</b> crS,target	<b>bcctr</b> 4,BI <sup>4</sup> ,target	Branch if not less than ( <b>bcctr</b> without comparison conditions and LR updating)
<b>bnlctrl</b> crS,target	<b>bcctrl</b> 4,BI <sup>4</sup> ,target	Branch if not less than ( <b>bcctrl</b> with comparison conditions and LR update)
<b>bnll</b> crS,target	<b>bcl</b> 4,BI <sup>4</sup> ,target	Branch if not less than ( <b>bcl</b> with comparison conditions and LR updating)
<b>bnlla</b> crS,target	<b>bcla</b> 4,BI <sup>4</sup> ,target	Branch if not less than ( <b>bcla</b> with comparison conditions and LR updating)
<b>bnllr</b> crS,target	<b>bclr</b> 4,BI <sup>4</sup> ,target	Branch if not less than ( <b>bclr</b> without comparison conditions and LR updating)
<b>bnllrl</b> crS,target	<b>bclrl</b> 4,BI <sup>4</sup> ,target	Branch if not less than ( <b>bclrl</b> with comparison conditions and LR update)
<b>bns</b> crS,target	<b>bc</b> 4,BI <sup>6</sup> ,target	Branch if not summary overflow ( <b>bc</b> without comparison conditions or LR updating)
<b>bnsa</b> crS,target	<b>bca</b> 4,BI <sup>6</sup> ,target	Branch if not summary overflow ( <b>bca</b> without comparison conditions or LR updating)
<b>bnsctr</b> crS,target	<b>bcctr</b> 4,BI <sup>6</sup> ,target	Branch if not summary overflow ( <b>bcctr</b> without comparison conditions and LR updating)
<b>bnsctrl</b> crS,target	<b>bcctrl</b> 4,BI <sup>6</sup> ,target	Branch if not summary overflow ( <b>bcctrl</b> with comparison conditions and LR update)
<b>bnsi</b> crS,target	<b>bcl</b> 4,BI <sup>6</sup> ,target	Branch if not summary overflow ( <b>bcl</b> with comparison conditions and LR updating)
<b>bnsia</b> crS,target	<b>bcla</b> 4,BI <sup>6</sup> ,target	Branch if not summary overflow ( <b>bcla</b> with comparison conditions and LR updating)
<b>bnslr</b> crS,target	<b>bclr</b> 4,BI <sup>6</sup> ,target	Branch if not summary overflow ( <b>bclr</b> without comparison conditions and LR updating)
<b>bnslrl</b> crS,target	<b>bclrl</b> 4,BI <sup>6</sup> ,target	Branch if not summary overflow ( <b>bclrl</b> with comparison conditions and LR update)
<b>bnu</b> crS,target	<b>bc</b> 4,BI <sup>6</sup> ,target	Branch if not unordered ( <b>bc</b> without comparison conditions or LR updating)
<b>bnu a</b> crS,target	<b>bca</b> 4,BI <sup>6</sup> ,target	Branch if not unordered ( <b>bca</b> without comparison conditions or LR updating)
<b>bnuctr</b> crS,target	<b>bcctr</b> 4,BI <sup>6</sup> ,target	Branch if not unordered ( <b>bcctr</b> without comparison conditions and LR updating)
<b>bnuctrl</b> crS,target	<b>bcctrl</b> 4,BI <sup>6</sup> ,target	Branch if not unordered ( <b>bcctrl</b> with comparison conditions and LR update)
<b>bnul</b> crS,target	<b>bcl</b> 4,BI <sup>6</sup> ,target	Branch if not unordered ( <b>bcl</b> with comparison conditions and LR updating)
<b>bnula</b> crS,target	<b>bcla</b> 4,BI <sup>6</sup> ,target	Branch if not unordered ( <b>bcla</b> with comparison conditions and LR updating)

**Table 31. Simplified Mnemonics (continued)**

Simplified Mnemonic	Mnemonic	Instruction
<b>bnulr crS,target</b>	<b>bclr 4,BI<sup>6</sup>,target</b>	Branch if not unordered ( <b>bclr</b> without comparison conditions and LR updating)
<b>bnulrl crS,target</b>	<b>bclrl 4,BI<sup>6</sup>,target</b>	Branch if not unordered ( <b>bclrl</b> with comparison conditions and LR update)
<b>bsoc crS,target</b>	<b>bc 12,BI<sup>6</sup>,target</b>	Branch if summary overflow ( <b>bc</b> without comparison conditions or LR updating)
<b>bsoc crS,target</b>	<b>bca 12,BI<sup>6</sup>,target</b>	Branch if summary overflow ( <b>bca</b> without comparison conditions or LR updating)
<b>bsoctr crS,target</b>	<b>bcctr 12,BI<sup>6</sup>,target</b>	Branch if summary overflow ( <b>bcctr</b> without comparison conditions and LR updating)
<b>bsoctrl crS,target</b>	<b>bcctrl 12,BI<sup>6</sup>,target</b>	Branch if summary overflow ( <b>bcctrl</b> with comparison conditions and LR update)
<b>bsol crS,target</b>	<b>bcl 12,BI<sup>6</sup>,target</b>	Branch if summary overflow ( <b>bcl</b> with comparison conditions and LR updating)
<b>bsola crS,target</b>	<b>bcla 12,BI<sup>6</sup>,target</b>	Branch if summary overflow ( <b>bcla</b> with comparison conditions and LR updating)
<b>bsolr crS,target</b>	<b>bclr 12,BI<sup>6</sup>,target</b>	Branch if summary overflow ( <b>bclr</b> without comparison conditions and LR updating)
<b>bsolrl crS,target</b>	<b>bclrl 12,BI<sup>6</sup>,target</b>	Branch if summary overflow ( <b>bclrl</b> with comparison conditions and LR update)
<b>bt BI,target</b>	<b>bc 12,BI,target</b>	Branch if condition true <sup>3</sup> ( <b>bc</b> without LR update)
<b>bta BI,target</b>	<b>bca 12,BI,target</b>	Branch if condition true <sup>3</sup> ( <b>bca</b> without LR update)
<b>btctr BI</b>	<b>bcctr 12,BI</b>	Branch if condition true <sup>3</sup> ( <b>bcctr</b> without LR update)
<b>btctrl BI</b>	<b>bcctrl 12,BI</b>	Branch if condition true <sup>3</sup> ( <b>bcctrl</b> with LR Update)
<b>btl BI,target</b>	<b>bcl 12,BI,target</b>	Branch if condition true <sup>3</sup> ( <b>bcl</b> with LR update)
<b>btla BI,target</b>	<b>bcla 12,BI,target</b>	Branch if condition true <sup>3</sup> ( <b>bcla</b> with LR update)
<b>btlr BI</b>	<b>bclr 12,BI</b>	Branch if condition true <sup>3</sup> ( <b>bclr</b> without LR update)
<b>btlrl BI</b>	<b>bclrl 12,BI</b>	Branch if condition true <sup>3</sup> ( <b>bclrl</b> with LR Update)
<b>bun crS,target</b>	<b>bc 12,BI<sup>6</sup>,target</b>	Branch if unordered ( <b>bc</b> without comparison conditions or LR updating)
<b>buna crS,target</b>	<b>bca 12,BI<sup>6</sup>,target</b>	Branch if unordered ( <b>bca</b> without comparison conditions or LR updating)
<b>bunctr crS,target</b>	<b>bcctr 12,BI<sup>6</sup>,target</b>	Branch if unordered ( <b>bcctr</b> without comparison conditions and LR updating)
<b>bunctrl crS,target</b>	<b>bcctrl 12,BI<sup>6</sup>,target</b>	Branch if unordered ( <b>bcctrl</b> with comparison conditions and LR update)
<b>bunl crS,target</b>	<b>bcl 12,BI<sup>6</sup>,target</b>	Branch if unordered ( <b>bcl</b> with comparison conditions and LR updating)
<b>bunla crS,target</b>	<b>bcla 12,BI<sup>6</sup>,target</b>	Branch if unordered ( <b>bcla</b> with comparison conditions and LR updating)

**Table 31. Simplified Mnemonics (continued)**

Simplified Mnemonic	Mnemonic	Instruction
<b>bunlr</b> crS,target	<b>bclr</b> 12,BI <sup>6</sup> ,target	Branch if unordered ( <b>bclr</b> without comparison conditions and LR updating)
<b>bunlrl</b> crS,target	<b>bclrl</b> 12,BI <sup>6</sup> ,target	Branch if unordered ( <b>bclrl</b> with comparison conditions and LR update)
<b>clrlslwi</b> rA,rS,b,n ( $n \leq b \leq 31$ )	<b>rlwinm</b> rA,rS,n,b - n,31 - n	Clear left and shift left word immediate
<b>clrlwi</b> rA,rS,n ( $n < 32$ )	<b>rlwinm</b> rA,rS,0,n,31	Clear left word immediate
<b>clrrwi</b> rA,rS,n ( $n < 32$ )	<b>rlwinm</b> rA,rS,0,0,31 - n	Clear right word immediate
<b>cmplw</b> crD,rA,rB	<b>cmpl</b> crD,0,rA,rB	Compare logical word
<b>cmplwi</b> crD,rA,UIMM	<b>cmpli</b> crD,0,rA,UIMM	Compare logical word immediate
<b>cmpw</b> crD,rA,rB	<b>cmp</b> crD,0,rA,rB	Compare word
<b>cmpwi</b> crD,rA,SIMM	<b>cmpi</b> crD,0,rA,SIMM	Compare word immediate
<b>crclr</b> bx	<b>crxor</b> bx,bx,bx	Condition register clear
<b>crmmove</b> bx,by	<b>cror</b> bx,by,by	Condition register move
<b>crnot</b> bx,by	<b>crnor</b> bx,by,by	Condition register not
<b>crset</b> bx	<b>creqv</b> bx,bx,bx	Condition register set
<b>dss</b> STRM	<b>dss</b> STRM,0	Data Stream Stop (one stream)
<b>dssall</b>	<b>dss</b> 0,1	Data Stream Stop All
<b>evmr</b> rD,rA	<b>evor</b> rD,rA,rA	Vector Move Register
<b>evnot</b> rD,rA	<b>evnor</b> rD,rA,rA	Vector Complement Register
<b>evsubiw</b> rD,rB,UIMM	<b>evsubifw</b> rD,UIMM,rB	Vector subtract word immediate
<b>evsubw</b> rD,rB,rA	<b>evsubfw</b> rD,rA,rB	Vector subtract word
<b>extlwi</b> rA,rS,n,b ( $n > 0$ )	<b>rlwinm</b> rA,rS,b,0,n - 1	Extract and left justify word immediate
<b>extrwi</b> rA,rS,n,b ( $n > 0$ )	<b>rlwinm</b> rA,rS,b + n,32 - n,31	Extract and right justify word immediate
<b>inslwi</b> rA,rS,n,b ( $n > 0$ )	<b>rlwimi</b> rA,rS,32 - b,b,(b + n) - 1	Insert from left word immediate
<b>insrwi</b> rA,rS,n,b ( $n > 0$ )	<b>rlwimi</b> rA,rS,32 - (b + n),b,(b + n) - 1	Insert from right word immediate
<b>iseleq</b> rD,rA,rB	<b>isel</b> rD,rA,rB,2	Integer Select Equal
<b>iselgt</b> rD,rA,rB	<b>isel</b> rD,rA,rB,1	Integer Select Greater Than
<b>isellt</b> rD,rA,rB	<b>isel</b> rD,rA,rB,0	Integer Select Less Than
<b>la</b> rD,d(rA)	<b>addi</b> rD,rA,d	Load address
<b>li</b> rD,value	<b>addi</b> rD,0,value	Load immediate
<b>lis</b> rD,value	<b>addis</b> rD,0,value	Load immediate signed
<b>mf<sub>spr</sub></b> rD	<b>mf<sub>spr</sub></b> rD,SPRN	Move from SPR (see Section 8, "Simplified Mnemonics for Accessing SPRs.")
<b>mr</b> rA,rS	<b>or</b> rA,rS,rS	Move register
<b>mtcr</b> rS	<b>mtcrf</b> 0xFF,rS	Move to Condition Register



Table 31. Simplified Mnemonics (continued)

Simplified Mnemonic	Mnemonic	Instruction
<b>mtspr</b> rS	<b>mfspir</b> SPRN,rS	Move to SPR (see Section 8, "Simplified Mnemonics for Accessing SPRs.")
<b>nop</b>	<b>ori 0,0,0</b>	No-op
<b>not</b> rA,rS	<b>nor</b> rA,rS,rS	NOT
<b>not</b> rA,rS	<b>nor</b> rA,rS,rS	Complement register
<b>rotlw</b> rA,rS,rB	<b>rlwnm</b> rA,rS,rB,0,31	Rotate left word
<b>rotlwi</b> rA,rS,n	<b>rlwinm</b> rA,rS,n,0,31	Rotate left word immediate
<b>rotrwi</b> rA,rS,n	<b>rlwinm</b> rA,rS,32 – n,0,31	Rotate right word immediate
<b>slwi</b> rA,rS,n (n < 32)	<b>rlwinm</b> rA,rS,n,0,31 – n	Shift left word immediate
<b>srwi</b> rA,rS,n (n < 32)	<b>rlwinm</b> rA,rS,32 – n,n,31	Shift right word immediate
<b>sub</b> rD,rA,rB	<b>subf</b> rD,rB,rA	Subtract from
<b>subc</b> rD,rA,rB	<b>subfc</b> rD,rB,rA	Subtract from carrying
<b>subi</b> rD,rA,value	<b>addi</b> rD,rA,–value	Subtract immediate
<b>subic</b> rD,rA,value	<b>addic</b> rD,rA,–value	Subtract immediate carrying
<b>subic.</b> rD,rA,value	<b>addic.</b> rD,rA,–value	Subtract immediate carrying
<b>subis</b> rD,rA,value	<b>addis</b> rD,rA,–value	Subtract immediate signed
<b>tweq</b> rA,SIMM	<b>tw 4,rA,SIMM</b>	Trap if equal
<b>tweqi</b> rA,SIMM	<b>twi 4,rA,SIMM</b>	Trap immediate if equal
<b>twge</b> rA,SIMM	<b>tw 12,rA,SIMM</b>	Trap if greater than or equal
<b>twgei</b> rA,SIMM	<b>twi 12,rA,SIMM</b>	Trap immediate if greater than or equal
<b>twgt</b> rA,SIMM	<b>tw 8,rA,SIMM</b>	Trap if greater than
<b>twgti</b> rA,SIMM	<b>twi 8,rA,SIMM</b>	Trap immediate if greater than
<b>twle</b> rA,SIMM	<b>tw 20,rA,SIMM</b>	Trap if less than or equal
<b>twlei</b> rA,SIMM	<b>twi 20,rA,SIMM</b>	Trap immediate if less than or equal
<b>twlge</b> rA,SIMM	<b>tw 12,rA,SIMM</b>	Trap if logically greater than or equal
<b>twlgei</b> rA,SIMM	<b>twi 12,rA,SIMM</b>	Trap immediate if logically greater than or equal
<b>twlgt</b> rA,SIMM	<b>tw 1,rA,SIMM</b>	Trap if logically greater than
<b>twlgti</b> rA,SIMM	<b>twi 1,rA,SIMM</b>	Trap immediate if logically greater than
<b>twlle</b> rA,SIMM	<b>tw 6,rA,SIMM</b>	Trap if logically less than or equal
<b>twllei</b> rA,SIMM	<b>twi 6,rA,SIMM</b>	Trap immediate if logically less than or equal
<b>twllt</b> rA,SIMM	<b>tw 2,rA,SIMM</b>	Trap if logically less than
<b>twllti</b> rA,SIMM	<b>twi 2,rA,SIMM</b>	Trap immediate if logically less than
<b>twlng</b> rA,SIMM	<b>tw 6,rA,SIMM</b>	Trap if logically not greater than
<b>twlngi</b> rA,SIMM	<b>twi 6,rA,SIMM</b>	Trap immediate if logically not greater than

**Table 31. Simplified Mnemonics (continued)**

<b>Simplified Mnemonic</b>	<b>Mnemonic</b>	<b>Instruction</b>
<b>twlnl rA,SIMM</b>	<b>tw 5,rA,SIMM</b>	Trap if logically not less than
<b>twlnli rA,SIMM</b>	<b>twi 5,rA,SIMM</b>	Trap immediate if logically not less than
<b>twlt rA,SIMM</b>	<b>tw 16,rA,SIMM</b>	Trap if less than
<b>twlti rA,SIMM</b>	<b>twi 16,rA,SIMM</b>	Trap immediate if less than
<b>twne rA,SIMM</b>	<b>tw 24,rA,SIMM</b>	Trap if not equal
<b>twnei rA,SIMM</b>	<b>twi 24,rA,SIMM</b>	Trap immediate if not equal
<b>twng rA,SIMM</b>	<b>tw 20,rA,SIMM</b>	Trap if not greater than
<b>twngi rA,SIMM</b>	<b>twi 20,rA,SIMM</b>	Trap immediate if not greater than
<b>twnl rA,SIMM</b>	<b>tw 12,rA,SIMM</b>	Trap if not less than
<b>twnli rA,SIMM</b>	<b>twi 12,rA,SIMM</b>	Trap immediate if not less than
<b>vmr vD,vS</b>	<b>vor vD,vS,vS</b>	Vector Move Register
<b>vnot vD,vS</b>	<b>vnor vD,vS,vS</b>	Vector Not

- <sup>1</sup> Simplified mnemonics for branch instructions that do not test a CR bit should not specify one; a programming error may occur.
- <sup>2</sup> The value in the BI operand selects CR<sub>n</sub>[2], the EQ bit.
- <sup>3</sup> Instructions for which B0 is either 12 (branch if condition true) or 4 (branch if condition false) do not depend on the CTR value and can be alternately coded by incorporating the condition specified by the BI field, as described in Section 4.6, "Simplified Mnemonics that Incorporate CR Conditions (Eliminates BO and Replaces BI with crS)."
- <sup>4</sup> The value in the BI operand selects CR<sub>n</sub>[0], the LT bit.
- <sup>5</sup> The value in the BI operand selects CR<sub>n</sub>[1], the GT bit.
- <sup>6</sup> The value in the BI operand selects CR<sub>n</sub>[3], the SO bit.



THIS PAGE INTENTIONALLY LEFT BLANK

**Freescale Semiconductor, Inc.**

## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### E-mail:

[support@freescale.com](mailto:support@freescale.com)

### USA/Europe or Locations Not Listed:

Freescale Semiconductor  
 Technical Information Center, CH370  
 1300 N. Alma School Road  
 Chandler, Arizona 85224  
 +1-800-521-6274 or +1-480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
 Technical Information Center  
 Schatzbogen 7  
 81829 Muenchen, Germany  
 +44 1296 380 456 (English)  
 +46 8 52200080 (English)  
 +49 89 92103 559 (German)  
 +33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

### Japan:

Freescale Semiconductor Japan Ltd.  
 Headquarters  
 ARCO Tower 15F  
 1-8-1, Shimo-Meguro, Meguro-ku,  
 Tokyo 153-0064  
 Japan  
 0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.  
 Technical Information Center  
 2 Dai King Street  
 Tai Po Industrial Estate  
 Tai Po, N.T., Hong Kong  
 +800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center  
 P.O. Box 5405  
 Denver, Colorado 80217  
 1-800-441-2447 or 303-675-2140  
 Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

