设计文件
2 设计文件
-
模型
MCM6946 IBIS Model
-
模型
Core Model for MCM6946 Verilog model
The MCM6946/SCM6946 is a 4,194,304–bit static random access memory organized as 524,288 words of 8 bits. Static design eliminates the need for external clocks or timing strobes.
快速参考 文档类别.
2 文件
安全文件正在加载,请稍等