QorIQ® P1023/17 Low-End Single- and Dual-Core Communications Processors with Data Path

产品详情

选择区域:

框图

Freescale QorIQ P1023/17 Communication Processor Block Diagram

Freescale QorIQ P1023/17 Communication Processor Block Diagram

Features

CORE COMPLEX

  • Dual (P1023) or single (P1017) high-performance
  • Power Architecture e500v2 cores
  • Dual-core 500MHz or single-core up to 800MHz
  • 32 KB instruction and data L1 caches
  • Double-precision floating-point support
  • 256 KB L2 cache with ECC.
    • Also configurable as SRAM and stashing memory

NETWORKING ELEMENTS

  • High-speed interfaces supporting various multiplexing options:
    • Four SerDes up to 3.125 GHz multiplexed across controllers
    • Two 10/100/1000 Mbps three-speed Ethernet controllers (TSECs)
    • Three PCI Express® interfaces
    • Two SGMII interfaces

ACCELERATORS AND MEMORY CONTROL

  • 32-bit DDR3/DDR3L SDRAM memory controller
  • DPAA incorporating acceleration for the following functions:
    • Packet parsing, classification and distribution queue management for scheduling, packet sequencing and congestion management hardware buffer management for buffer allocation and de-allocation
  • Integrated security engine
    • Protocol support includes single pass encryption and message authentication for common security protocols (IPsec, SSL, SRTP, DTLS), XOR acceleration

BASIC PERIPHERALS AND INTERCONNECT

  • High-speed USB controller (USB 2.0) host and device support
  • ULPI interface to PHY
  • eLBC, Dual I²C, DUART, PIC, DMA, GPIO x16

ADDITIONAL FEATURES

  • Support for a hardware MACSEC enabled interface
  • Support for IEEE® 1588

PACKAGE

  • 457-pin temperature-enhanced plastic BGA (TEPBGA1)
  • Standard and extended temp support: -40C to 105C Tj

部件编号包含: P1017NSE5CFB, P1017NSN5HFB, P1023NSE5CFB, P1023NXE5CFB.

文档

快速参考 文档类别.

1-5 / 37 文件

展开

设计资源

选择区域:

软件

4 软件文件

注意: 推荐在电脑端下载软件,体验更佳。

培训

支持

您需要什么帮助?