设计文件
3 设计文件
-
模型
IBIS Model for MCM69P/F819ZP
-
模型
IBIS Model for MCM69P/F819TQ
-
模型
Core Model for MCM69P819 Verilog Model
The MCM69P819 is a 4M–bit synchronous fast static RAM designed to provide a burstable, high performance, secondary cache for the PowerPCTM and other high performance microprocessors.
快速参考 文档类别.
2 文件
安全文件正在加载,请稍等
选择区域:
3 设计文件
安全文件正在加载,请稍等