Timing model restrictions for high level components