




1	2	3	4	5	6	
A						A
B						B
C						C
D						D
<div> </div>						
ECO NO.			DESIGN-FILE 7022-000-0088-R1-00.DSN			
		TFA8200 Mono Translation board Assembly - Top		7022-000-0089		
NAME D. Murgia		SUPERS.		GR.TOT. 2	GR.NO. 110- 01	
DATA FMT BRDDOC		PROG CADENCE ALLEGRO		PLATF. MS WINDOWS	PAGE. 1 OF 1	
RN	CAD	CHECK	DAT. 2016-06-16	© NXP SEMICONDUCTORS	10 GHWE A4	
All rights are reserved. Reproduction in whole or in parts is prohibited without written consent of the copyright owner.					COMPANY CONFIDENTIAL	
1	2	3	4	5	6	



RN	CAD	CHECK	DATE: 2018-08-16	© NXP SEMICONDUCTORS	All rights are reserved. Reproduction in whole or in part is prohibited without written consent from the copyright owner.	COMPANY CONFIDENTIAL
DATA FMT		BDDOC		PROJ	CADENCE ALLEGRO	PLATE: MS WINDOWS
NAME D. Murphy		SUPERS:		GR.TOT: S	GR.NO.: I10 - OS	PAGE: 1 OF 1
						TEMP-FILE
						IO
						GHWK
						A4
				Assembly - Bottom		Translation Board
				TfA8S00 Mono		TfA8S00
				DESIGN-FILE		TSS-000-8808-R1-00-D2H
						ECO NO.