

System logic (1 of 11)			
L24	IRQ0	SCAN_MODE	W27
K26	IRQ1	TEST_SEL	AA28
K29	IRQ2		
N25	IRQ3	TEMP_ANODE	E16
L26	IRQ4	TEMP_CATHODE	E15
L29	IRQ5		
K27	IRQ6	TRIG_IN	AB28
N29	IRQ_OUT	TRIG_OUT	U28
M28	LVDD_VSEL	MSRCID0	P28
M29	BVDD_VSEL0	MSRCID1	R27
M27	BVDD_VSEL1	MSRCID2	P27
L28	CVDD_VSEL0	MSRCID3	P26
L27	CVDD_VSEL1	MSRCID4	N26
		MDVAL	M24
AA27	MCP0		
M25	MCP1	IIC1_SCL	G27
J27	UDE0	IIC1_SDA	H28
K28	UDE1	IIC2_SCL	H25
		IIC2_SDA	H26
AA29	CKSTP_IN0	UART_SIN0	H29
AB29	CKSTP_IN1	UART_SOUT0	J26
V25	CKSTP_OUT0	UART_CTS0	J28
Y27	CKSTP_OUT1	UART_RTS0	J29
W25	HRESET	UART_SIN1	G24
U24	HRESET_REQ	UART_SOUT1	J25
W24	SRESET	UART_CTS1	H24
		UART_RTS1	J24
Y28	DMA1_DREQ0	GPIO00/IRQ07	R28
T28	DMA1_DACK0	GPIO01/IRQ08	R26
T26	DMA1_DDONE0	GPIO02/IRQ09	P29
W28	DMA2_DREQ0	GPIO03/IRQ10	N24
T29	DMA2_DACK0	GPIO04/IRQ11	U29
Y29	DMA2_DDONE0	GPIO05	R24
		GPIO06	R29
		GPIO07	R25
		GPIO8/SDHC_CD	F22
		GPIO9/SDHC_WP	A24
		GPIO10/USB_PCTL0	A25
T25	TDI	GPIO11/USB_PCTL1	D24
V28	TDO	GPIO12	F23
V29	TCK	GPIO13	E23
U26	TMS	GPIO14	F24
V26	TRST	GPIO15	E24
W29	SYSCLK	CLK_OUT	T24
AC9	DDRCLK	ASLEEP	U25
K24	RTC	READY_P1	W26



U?B		Power	
		(2 of 11)	
K10	VDD_K10	AVDD_CORE0	F15
K11	VDD_K11		
K12	VDD_K12		
K13	VDD_K13		
K14	VDD_K14		
K15	VDD_K15	AVDD_CORE1	F16
K16	VDD_K16		
K17	VDD_K17		
K18	VDD_K18		
K19	VDD_K19		
K20	VDD_K20	AVDD_PLAT	V24
L10	VDD_L10		
L20	VDD_L20		
M10	VDD_M10		
M20	VDD_M20		
N10	VDD_N10	AVDD_DDR	Y10
N20	VDD_N20		
P10	VDD_P10		
P20	VDD_P20		
R10	VDD_R10		
R20	VDD_R20	SDAVDD	AD14
T10	VDD_T10		
T20	VDD_T20		
U10	VDD_U10		
U20	VDD_U20		
V10	VDD_V10	SDAVSS	AD15
V20	VDD_V20		
W10	VDD_W10		
W20	VDD_W20		
Y11	VDD_Y11		
Y12	VDD_Y12	AVDD_LBIU	F14
Y18	VDD_Y18		
Y19	VDD_Y19		
Y20	VDD_Y20		
F13	SENSEVDD		
G6	SENSEVDD_RSVD		
P6	SENSEVSS		
A2	GVDD_A2	POVDD	F17
B8	GVDD_B8		
B11	GVDD_B11		
C7	GVDD_C7		
C9	GVDD_C9		
D3	GVDD_D3	SVDD_AG16	AG16
E7	GVDD_E7		AH13
F9	GVDD_F9		AH17
G10	GVDD_G10		AJ11
H2	GVDD_H2		AJ15
K3	GVDD_K3	SVDD_AJ15	AJ19
K7	GVDD_K7		
L2	GVDD_L2		
L3	GVDD_L3		
L4	GVDD_L4		
N3	GVDD_N3	XVDD_AD13	AD13
N6	GVDD_N6		AD17
P4	GVDD_P4		AE11
R2	GVDD_R2		AE19
U3	GVDD_U3		AF14
V5	GVDD_V5	XVDD_AF16	AF16
W3	GVDD_W3		
Y2	GVDD_Y2		
AA2	GVDD_AA2		
AA3	GVDD_AA3		
AA5	GVDD_AA5		
AA7	GVDD_AA7		
AB6	GVDD_AB6		
AD5	GVDD_AD5		
AD9	GVDD_AD9		
AE3	GVDD_AE3		
AF4	GVDD_AF4		
AG6	GVDD_AG6		
AG8	GVDD_AG8		
AJ2	GVDD_AJ2		



U?C		
A1	Grounds	T16
A29	VSS_A1 (3 of 11)	VSS_T16 T17
B5	VSS_A29	VSS_T17 T18
B14	VSS_B5	VSS_T18 T19
B27	VSS_B14	VSS_T19 T27
C6	VSS_B27	VSS_T27 U11
C8	VSS_C6	VSS_U11 U12
C11	VSS_C8	VSS_U12 U13
C18	VSS_C11	VSS_U13 U14
C24	VSS_C18	VSS_U14 U15
D16	VSS_C24	VSS_U15 U16
D22	VSS_D16	VSS_U16 U17
D25	VSS_D22	VSS_U17 U18
E3	VSS_D25	VSS_U18 U19
E28	VSS_E3	VSS_U19 V4
F7	VSS_E28	VSS_V4 V11
G5	VSS_F7	VSS_V11 V12
G9	VSS_G5	VSS_V12 V13
G21	VSS_G9	VSS_V13 V14
H3	VSS_G21	VSS_V14 V15
H27	VSS_H3	VSS_V15 V16
J7	VSS_H27	VSS_V16 V17
J23	VSS_J7	VSS_V17 V18
K4	VSS_J23	VSS_V18 V19
K25	VSS_K4	VSS_V19 V27
L1	VSS_K25	VSS_V27 W2
L11	VSS_L1	VSS_W2 W4
L12	VSS_L11	VSS_W4 W11
L13	VSS_L12	VSS_W11 W12
L14	VSS_L13	VSS_W12 W13
L15	VSS_L14	VSS_W13 W14
L16	VSS_L15	VSS_W14 W15
L17	VSS_L16	VSS_W15 W16
L18	VSS_L17	VSS_W16 W17
L19	VSS_L18	VSS_W17 W18
M3	VSS_L19	VSS_W18 W19
M4	VSS_M3	VSS_W19 Y3
M6	VSS_M4	VSS_Y3 Y6
M11	VSS_M6	VSS_Y6 Y7
M12	VSS_M11	VSS_Y7 Y13
M13	VSS_M12	VSS_Y13 Y17
M14	VSS_M13	VSS_Y17 Y25
M15	VSS_M14	VSS_Y25 AA6
M16	VSS_M15	VSS_AA6 AA23
M17	VSS_M16	VSS_AA23 AC3
M18	VSS_M17	VSS_AC3 AC10
M19	VSS_M18	VSS_AC10 AC20
M26	VSS_M19	VSS_AC20 AC24
N2	VSS_M26	VSS_AC24 AC28
N11	VSS_N2	VSS_AC28 AD3
N12	VSS_N11	VSS_AD3 AD6
N13	VSS_N12	VSS_AD6 AE9
N14	VSS_N13	VSS_AE9 AF20
N15	VSS_N14	VSS_AF20 AG3
N16	VSS_N15	VSS_AG3 AG5
N17	VSS_N16	VSS_AG5 AG7
N18	VSS_N17	VSS_AG7 AG24
N19	VSS_N18	VSS_AG24 AG27
N28	VSS_N19	VSS_AG27 AJ1
P5	VSS_N28	VSS_AJ1 AJ29
P11	VSS_P5	VSS_AJ29
P12	VSS_P11	
P13	VSS_P12	
P14	VSS_P13	
P15	VSS_P14	
P16	VSS_P15	
P17	VSS_P16	AG12
P18	VSS_P17	SVSS_AG12 AG17
P19	VSS_P18	SVSS_AG17 AG18
P24	VSS_P19	SVSS_AG18 AG19
R3	VSS_P24	SVSS_AG19 AH11
R11	VSS_R3	SVSS_AH11 AH15
R12	VSS_R11	SVSS_AH15 AH19
R13	VSS_R12	SVSS_AH19 AJ13
R14	VSS_R13	SVSS_AJ13 AJ17
R15	VSS_R14	SVSS_AJ17 AG13
R16	VSS_R15	SVSS_AG13 AG14
R17	VSS_R16	SVSS_AG14
R18	VSS_R17	
R19	VSS_R18	XVSS_AD11 AD11
T6	VSS_R19	XVSS_AD19 AD19
T11	VSS_T6	XVSS_AE14 AE14
T12	VSS_T11	XVSS_AE16 AE16
T13	VSS_T12	XVSS_AF11 AF11
T14	VSS_T13	XVSS_AF12 AF12
T15	VSS_T14	XVSS_AF18 AF18
	VSS_T15	XVSS_AG10 AG10



U?D

Power/Misc
(4 of 11)

<u>K23</u>	OVDD_K23	CVDD_C27	<u>C27</u>
<u>L25</u>	OVDD_L25	CVDD_E25	<u>E25</u>
<u>N27</u>	OVDD_N27	CVDD_E27	<u>E27</u>
<u>P25</u>	OVDD_P25		
<u>U27</u>	OVDD_U27		
<u>Y26</u>	OVDD_Y26		
<u>B24</u>	BVDD_B24	NC_AE10	<u>AE10</u>
<u>C12</u>	BVDD_C12	NC_AF10	<u>AF10</u>
<u>C14</u>	BVDD_C14	NC_E13	<u>E13</u>
<u>C16</u>	BVDD_C16	NC_E14	<u>E14</u>
<u>C22</u>	BVDD_C22	NC_W6	<u>W6</u>
<u>D18</u>	BVDD_D18	NC_Y14	<u>Y14</u>
<u>G20</u>	BVDD_G20	NC_Y15	<u>Y15</u>
		NC_Y16	<u>Y16</u>
<u>Y23</u>	LVDD_Y23	FA_VDD	<u>AH10</u>
<u>AC21</u>	LVDD_AC21		
<u>AC25</u>	LVDD_AC25	FA_ANALOG_G_V	<u>AD10</u>
<u>AC27</u>	LVDD_AC27		
<u>AE23</u>	LVDD_AE23	FA_ANALOG_PIN	<u>AJ10</u>
<u>AF21</u>	LVDD_AF21		
<u>AF25</u>	LVDD_AF25		
<u>AH27</u>	LVDD_AH27		
<u>AH29</u>	LVDD_AH29		

<Value>

U?E			
Memory Interface			
(5 of 11)			
U2			AJ6
U1	MCK0	MDQS0	AJ7
AD8	MCK0	MDQS0	AF6
AD7	MCK1	MDQS1	AF7
D4	MCK1	MDQS1	AG2
D5	MCK2	MDQS2	AG1
T2	MCK2	MDQS2	AB3
T1	MCK3	MDQS3	AB4
AC6	MCK3	MDQS3	F3
AC5	MCK4	MDQS4	F4
F5	MCK4	MDQS4	B2
F6	MCK5	MDQS5	B1
	MCK5	MDQS5	D7
AJ8		MDQS6	D6
AH8	MDQ00	MDQS6	A9
AH5	MDQ01	MDQS7	A8
AJ4	MDQ02	MDQS7	AA1
AJ9	MDQ03	MDQS8	AB1
AH9	MDQ04	MDQS8	
AH6	MDQ05		AD2
AJ5	MDQ06	MECC0	AC2
AF8	MDQ07	MECC1	W1
AE8	MDQ08	MECC2	V3
AF5	MDQ09	MECC3	AB2
AG4	MDQ10	MECC4	AD1
AG9	MDQ11	MECC5	Y1
AF9	MDQ12	MECC6	V6
AE6	MDQ13	MECC7	
AE5	MDQ14		AH7
AH3	MDQ15	MDM0	AE7
AH2	MDQ16	MDM1	AH1
AE1	MDQ17	MDM2	AC1
AE2	MDQ18	MDM3	G1
AH4	MDQ19	MDM4	C2
AJ3	MDQ20	MDM5	F8
AF2	MDQ21	MDM6	A7
AF1	MDQ22	MDM7	AA4
AD4	MDQ23	MDM8	
AC4	MDQ24		K5
Y5	MDQ25	MBA0	L5
W5	MDQ26	MBA1	T4
AF3	MDQ27	MBA2	
AE4	MDQ28		L6
AB5	MDQ29	MA00	M2
Y4	MDQ30	MA01	M1
G4	MDQ31	MA02	M5
G3	MDQ32	MA03	N1
E2	MDQ33	MA04	P1
E4	MDQ34	MA05	N4
H5	MDQ35	MA06	P3
H4	MDQ36	MA07	P2
F2	MDQ37	MA08	R1
E1	MDQ38	MA09	K6
C1	MDQ39	MA10	R4
C3	MDQ40	MA11	T5
B4	MDQ41	MA12	J5
A4	MDQ42	MA13	T3
D1	MDQ43	MA14	U4
D2	MDQ44	MA15	
B3	MDQ45		K1
A3	MDQ46	MRAS	J3
C5	MDQ47	MCAS	K2
E6	MDQ48	MWE	
D9	MDQ49		J2
E9	MDQ50	MCS0	J6
C4	MDQ51	MCS1	J1
E5	MDQ52	MCS2	G2
E8	MDQ53	MCS3	
D8	MDQ54		U5
A6	MDQ55	MCKE0	V1
B7	MDQ56	MCKE1	U6
B10	MDQ57	MCKE2	V2
A11	MDQ58	MCKE3	
A5	MDQ59		H1
B6	MDQ60	MODT0	H6
B9	MDQ61	MODT1	J4
A10	MDQ62	MODT2	F1
	MDQ63	MODT3	
C10	MDIC0		
F10	MDIC1	MVREF	R6
N5			
R5	MAPAR_ERR		
	MAPAR_OUT		



U?F

LocalBus Interface			
(6 of 11)			
B18	LAD00	LCS0	D20
E20	LAD01	LCS1	A12
A19	LAD02	LCS2	E19
B20	LAD03	LCS3	D21
D19	LAD04	LCS4	F11
A18	LAD05	LCS5/DMA2_DREQ1	D15
B17	LAD06	LCS6/DMA2_DACK1	D13
C20	LAD07	LCS7/DMA2_DDONE1	A17
F19	LAD08		
E10	LAD09		
B16	LAD10	LWE0	F12
D14	LAD11	LWE1	D12
D17	LAD12		
E11	LAD13		
A16	LAD14		
C15	LAD15	LBCTL	E17
		LALE	C17
E18	LDP0		
B19	LDP1		
		LGPL0/LFCLE	B12
		LGPL1/LFALE	C13
		LGPL2/LOE/LFRE	A20
		LGPL3/LFWP	D10
		LGPL4/LGTA/LFRB/LUPWAIT	B13
B21	LA16	LGPL5	C19
A22	LA17		
C21	LA18	LCLK0	B15
F21	LA19	LCLK1	A15
E12	LA20		
A21	LA21	LSYNC_OUT	A14
D11	LA22		
E22	LA23		
F20	LA24	LSYNC_IN	A13
E21	LA25		
B22	LA26		
F18	LA27		
A23	LA28		
B23	LA29		
C23	LA30		
D23	LA31		

<Value>



U?G

Ethernet Interfaces
(7 of 11)

<u>AH25</u>	TSEC1_RXD0	TSEC1_TXD0	<u>AD24</u>
<u>AD21</u>	TSEC1_RXD1	TSEC1_TXD1	<u>AE25</u>
<u>AE22</u>	TSEC1_RXD2	TSEC1_TXD2	<u>AH28</u>
<u>AJ28</u>	TSEC1_RXD3	TSEC1_TXD3	<u>AJ25</u>
<u>AE24</u>	TSEC1_RXD4/TSEC3_RXD0	TSEC1_TXD4/TSEC3_TXD0	<u>AE21</u>
<u>AJ23</u>	TSEC1_RXD5/TSEC3_RXD1	TSEC1_TXD5/TSEC3_TXD1	<u>AD23</u>
<u>AH22</u>	TSEC1_RXD6/TSEC3_RXD2	TSEC1_TXD6/TSEC3_TXD2	<u>AD22</u>
<u>AG23</u>	TSEC1_RXD7/TSEC3_RXD3	TSEC1_TXD7/TSEC3_TXD3	<u>AF22</u>
<u>AJ26</u>	TSEC1_RX_DV	TSEC1_TX_EN	<u>AH24</u>
<u>AH23</u>	TSEC1_RX_ER	TSEC1_TX_ER	<u>AF23</u>
<u>AG26</u>	TSEC1_RX_CLK	TSEC1_TX_CLK	<u>AJ24</u>
<u>AH26</u>	TSEC1_COL/TSEC3_RX_CLK		
<u>AJ27</u>	TSEC1_CRS/TSEC3_RX_DV	TSEC1_GTX_CLK	<u>AG25</u>
<u>AF28</u>	TSEC2_RXD0	TSEC2_TXD0	<u>Y24</u>
<u>AF29</u>	TSEC2_RXD1	TSEC2_TXD1	<u>AF27</u>
<u>AD28</u>	TSEC2_RXD2	TSEC2_TXD2	<u>AA25</u>
<u>AB27</u>	TSEC2_RXD3	TSEC2_TXD3	<u>AG29</u>
<u>AD26</u>	TSEC2_RXD4	TSEC2_TXD4/TSEC3_GTX_CLK	<u>AB25</u>
<u>AC26</u>	TSEC2_RXD5	TSEC2_TXD5/TSEC3_TX_EN	<u>AB24</u>
<u>AB26</u>	TSEC2_RXD6	TSEC2_TXD6	<u>AF26</u>
<u>AD27</u>	TSEC2_RXD7	TSEC2_TXD7	<u>AE26</u>
<u>AD29</u>	TSEC2_RX_DV	TSEC2_TX_EN	<u>AA26</u>
<u>AE28</u>	TSEC2_RX_ER	TSEC2_TX_ER	<u>AE29</u>
<u>AC29</u>	TSEC2_RX_CLK	TSEC2_TX_CLK	<u>AA24</u>
<u>AE27</u>	TSEC2_COL/TSEC3_TX_CLK		
<u>AD25</u>	TSEC2_CRS/TSEC3_RX_ER	TSEC2_GTX_CLK	<u>AG28</u>
<u>AF24</u>	EC_GTX_CLK125	EC_MDC	<u>AD20</u>
		EC_MDIO	<u>AJ21</u>

<Value>



U?H

USB Interface
(8 of 11)

USB_D0	C26
USB_D1	A26
USB_D2	A27
USB_D3	D26
USB_D4	B25
USB_D5	B28
USB_D6	C25
USB_D7	C28

C29


USB_PWRFAULT

USB_DIR	A28
USB_STP	B29
USB_NXT	B26
USB_CLK	D27


<Value>



U?I



<Value>





U?K

SDHC / SPI Interfaces			
(11 of 11)			
F25	SPI_MOSI	SDHC_CMD	F26
F28			
	SPI_MISO		
D28	SPI_CS0/SDHC_DATA4	SDHC_DAT0	G28
E26		SDHC_DAT1	F27
F29	SPI_CS1/SDHC_DATA5	SDHC_DAT2	G25
	SPI_CS2/SDHC_DATA6	SDHC_DAT3	G26
E29	SPI_CS3/SDHC_DATA7		
D29	SPI_CLK	SDHC_CLK	G29

<Value>