

Table of Contents	
01.	TITLE & NOTES
02.	BATUR (P3B1602DP)

Revisions			
Rev	Description	Date	Approved
A	Final release of schematic	04-16-2026	Demetrio Cardenas



BATUR
P3B1602DP-EVB


Do Not Populate

REF DES	ASSY OPT	PAGE NAME
Rpu_1,Rpu_2,Rpu_3,Rpu_4,SMA1, SMA2,SMA3,SMA4	DNP	02. BATUR (P3B1602DP)

		FUNCTION SPECIFIC ANALOG (FSA)	
6901 William Cannon Drive West Austin, TX 78735-8598			
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Company Internal/Proprietary	
Designer: Demetrio Cardenas	Drawing Title: P3B1602DP-EVB		
Drawn by: Daniel Uribe	Page Title: 01. TITLE & NOTES		
Approved: Demetrio Cardenas	Size C	Document Number SCH-96736 PDF: SPF-96736	Rev A
Date: Thursday, April 16, 2026		Sheet 1 of 2	

BATUR (P3B1602DP)

testpoint de gancho para vcca y vccb y gnd de entrada y tp pad para sda scl de los 2 lados.



NOTE for CAD: all single ended signals must be 50 ohm impedance, for SMA's connectors and J5, J6, J7, J8... Following Green color wire

Note for CAD: Please put on top layer as custom silkscreen all the nets names that you see on schematic in each pin header or SMA.

		FUNCTION SPECIFIC ANALOG (FSA) 6501 William Cannon Drive West Austin, TX 78726-6098	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
(X) NXP SEMICONDUCTORS		Classification: <u>Company Internal/Proprietary</u>	
Designer: Demetrio Cardenas	Drawing Title: P3B1602DP-EVB		
Drawn by: Daniel Uribe	Page Title: 02. BATUR (P3B1602DP)		
Approved: Demetrio Cardenas	Size C	Document Number SCH-96/36 PDF: SPF-96/36	Rev A