

# MCIMX8QM-CPU MEK Platform

Information in this schematic is provided as a courtesy to customers and is provided on an "as is" basis. NXP's warranty on products sold will not be expanded, and no obligation or liability will arise, due to technical advice, data, or other information provided herein or that NXP may otherwise provide in connection with this schematic.


ICAP Classification:		CP:	IUO: PUBL: X
Drawing Title:			
i.MX 8QM CPU CARD			
Page Title:			
FRONT PAGE			
Size	Document Number		Rev
A2	SOURCE: SCH-29420, PDF: SPF-29420		C7
Date:	Monday, January 18, 2021	Sheet 1 of 32	

Content	
Page No	Sheet Name
01	FRONT PAGE
02	TITLE PAGE
03	BLOCK DIAGRAM
04	BLOCK DIAGRAM-POWER
05	BLOCK DIAGRAM-RESET
06	I2C TABLE
07	POWER SUPPLY
08	PMIC 1
09	PMIC 2
10	MX8QM POWER
11	MX8QM GND
12	MX8QM SECTIONS_1
13	MX8QM SECTIONS_2
14	LPDDR4_DRAM_1
15	LPDDR4_DRAM_2
16	eMMC & SD CARD
17	BOOT CONFIGURATIONS & SPI FLASH
18	RESET & LEDs & JTAG
19	DEBUG UART TO USB
20	USB3.x TYPE C
21	PCIe & SATA
22	HDMI TX & RX
23	ETHERNET PHY
24	AUDIO CODEC WM8960
25	WIFI & BLUETOOTH
26	SENSORS
27	LVDS CONNECTORS
28	MIPI CSI CONNECTORS
29	MIPI DSI CONNECTORS
30	BOARD TO BOARD CONNECTORS
31	LEVEL TRANSLATORS & DRIVERS
32	MISCELLANEOUS

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass production design. For an added resource, refer to Hardware Development Guide document.

Consumer devices were utilized in this design when lead time for equivalent automotive-grade devices conflicted with production schedules. NXP suggests consulting component suppliers for equivalent automotive-grade device information.


DNP appearing near a component signifies "do not populate." These parts are not installed




Additional information on compatible daughter cards, cameras, etc. is provided on the nxp.com website.


REV	Revision Notes	Date
C1	1. Sheet No. 8 : Pull-Up Resistors removed from PMIC pin 1. Pin 44 tied to Pin 41, to minimize quiescent current 2. Sheet No. 17 : SATA Boot Option removed from the boot mode list 3. Sheet No. 22 :1uF Capacitor is added in series with HDMI_RX0_ARC_P (For fixing HDMI RX side issues) 4. Sheet Nos. 9 & 16: Changed R383 from 1K to 100E, SD Card Power Changed from VCC_PER_3V3 to VCC_EXT_3V3 and Discharge Circuit for EXT_1V8 Added ( For fixing power discharge issues while Processor reset) 5. Sheet No. 24 : Changed Headphone Jack Pinout to AHJ (Pins 1 & 4 Swapped) and added AHJ Graphic (Headphone Jack reconfiguration ) 6. Sheet No. 19 : FTDI Chip updated to FT4232H 7. Sheet No. 30 : Connector J20 symbol updated 8. Sheet Nos.12 & 19 : Option provided for connecting SCU UART signals to FTDI Chip for debug 9. Sheet No . 21 : PCIe clock selection ( internal / external ) option provided 10. Sheet No 9 : PMIC2 WDI disconnected as per PMIC errata ER023 (R113 Unmounted) 11. Sheet Nos 14 & 15 : DDR_CH0_RST_B & DDR_CH1_RST_B Pulldown to Ground with 10K (Added R1481 & R1482 ) 12. Sheet Nos 12: Added R1483 & R1484 for ANA_TEST_OUT 0 and 1	08-08-2018
C2	1. Processor part number updated to "PIMX8QM6AVUFFAB"	17-09-2018
C3	C3 is internal release, not used for layout update. 1. PMIC_1 (U10) P/N updated to MC33PF8100EPES PMIC_2 (U23) P/N updated to MC33PF8100EQES 2. Following obsolete P/N updated: DA1,DA2 - BAV99LTI1G (ON SEMICONDUCTOR) J1,J6 - 47659-1100 (MOLEX) U17,U18 - MT53E768M32D4DT-053 AIT:E (MICRON)	22-Nov-2019
C4	No electrical changes. 1. Classification changed to Public Information. 2. Note updates. 3. U15 Processor and U10/U23 PMICs updated to production part numbers. 4. Following P/N updated back to: DA1,DA2 - BAV99 (FAIRCHILD) J1,J6 - 47659-1000 (MOLEX)	24-Jan-2020
C5	Following Parts Updated:- 1. HDMI Connector J1 and J6 updated to 476591100. Footprint number differs from layout rev C1, but is compatible per CM. 2. U37 updated to PTN5110NTHQZ 3. DA1 and DA2 updated to BAV99LTI1G. Footprint number differs from layout rev C1, but is compatible per CM. 4. C531 made as DNP 5. R369 value changed to 23.2K for increasing Current limit of load switch to 3A	09-Jun-2020
C6	No electrical changes. 1. Processor does not support MLB; removed MLB from diagrams on sheets 3 & 4. Added notations on sheets 6, 10, 13, 16, 30. 2. Added USB VBUS disable pull-down note & VBUS circuit (as a note) to sheet 20. 3. Added UART3 & UART4 net name error notes to sheets 13 & 30.	13-Jan-2021
C7	No electrical changes. 1. Fixed BOM notation error on C547. The assembly option was "NM" and now changed to a blank field. This capacitor has always been installed. See sheet 20.	18-Jan-2021

i.MX 8QM CPU BOARD BLOCK\_DIAGRAM





BLOCK DIAGRAM - RESET



i.MX 8QM CPU CARD I2C TABLE

DEVICE	Location	Speed (kbps)	8-bit write addresses	DEVICE ADDRESS	I2C	IO LEVEL
PMIC1	CPU	3400		0x08	PMIC I2C	1.8V
PMIC2	CPU	3400		0x09	PMIC I2C	1.8V
FXOS8700CQ	CPU	400	0x1E	0x1E	I2C0	3.3V
MPL3115A2	CPU	400	0xC0	0x60	I2C0	3.3V
FXAS21002CQR1	CPU	400	0x40	0x20	I2C0	3.3V
PTN5110	CPU	400	0xA2	0x51	I2C0	3.3V
ARDUINO/MIKROBUS	BASE				I2C0	3.3V
ENET CONN	BASE				I2C0	3.3V
MLB*	BASE			0x40	I2C0	3.3V
AUDIO IN/OUT	BASE			0x90	M41.I2C	1.8V
WM8960	CPU			0x34	I2C1	1.8V
AUX I2C	BASE			0x20	I2C4	3.3V

\* MLB is not supported by the processor.

Note: Regulator will be enabled once the VCC\_12V0 is above 9V

Note: Regulator will be enabled once the VCC 12V0 is above 9V

ulator will be enabled  
VCC\_12V0 is above 9V

12V TO 5V

Switching Frequency: 600kHz

$V_{out} = (0.5 * (1 + R_{f1}/R_{f2}))$

Switching Frequency: 600kHz

Note: Regulator will be enabled once the VCC 12V0 is above 9V

Note: Regulator will be enabled once the VCC\_1V8 is UP

Switching Frequency: 600kHz

$$V_{out} = (0.6 * (1 + R_{f1}/R_{f2}))$$


ICAP Classification: CP: IUO: PUBI: X

Drawing Title: **MY 80M CPU CARD**






Page Title: **POWER SUPPLY**

Size	Document Number
AS	SOURCE: 2011-201200 PDF: 2011-201200

A2	SOURCE: SCH-29420, PDF: SPF-29420		
Date:	Monday, January 18, 2021	Sheet	7 of 32

Rev  
07

## POWER SUPPLY - PMIC 1



## IMX8 RESET INDICATION



ICAP Classification: CP: IUO: PUBI:

**Drawing Title:**

## i.MX 8QM CPU CARD





Page Title: **PMIC 1**

Size A2	Document Number SOURCE: SCH-29420, PDF: SPF-29420
------------	--


Rev  
C7




## POWER SUPPLY - PMIC 2




## LOAD SWITCH FOR 3V3 PERIPHERALS



## LOAD SWITCH FOR 5V0 PERIPHERALS



## DISCHARGE CIRCUIT FOR EXT 1V8



ICAP Classification: CP: \_\_\_\_\_ IUO: \_\_\_\_\_ PUBI: X

Drawing Title

## i.MX 8QM CPU CARD

Page Title:


Size

ent Number

---

SOURCE: SCIFZ5420, FDF: SFF-25420


Mount devices between dashed green lines and U15 symbol under BGA.







Processor does not support MLB.

VDD MLB 1P8 may be tied to the power supply voltage shown or

VDD\_MLB\_DIG\_1P8\_3P3 may be tied to the power supply voltage shown if other I/O functions are used, as determined by IOMUX selection. Alternately, terminate the MLB supply per the Hardware Developer's Guide power supplies of unused functions.



## IMX8QM POWER




```
0 = Y0 closed
1 = Y1 closed
```



ICAP Classification:		CP:	IUD:	PUBI: X
Drawing Title:				
<b>i.MX 8QM CPU CARD</b>				
Page Title:				
<b>IMX8QM POWER</b>				
Size A2	Document Number  SOURCE: SCH-29420, PDF: SPF-29420			Rev C7
Date:	Monday, January 18, 2021	Sheet	10 of 32	

## IMX8QM GND SECTIONS



ICAP Classification: CP: IUO: PUBI: X




ICAP Classification:	CP: _____	100: _____
Drawing Title:		

Page Title: IMX8QM GND

Size A2	Document Number SOURCE: SCH-29420, PDF: SPF-29420
------------	--

Date:	Monday, January 18, 2021	Sheet	11	of	32
-------	--------------------------	-------	----	----	----

## IMX8 SECTIONS 1



**I/O VOLTAGE : 1.8V**

**Pin Connections:**


- VDD\_ESA10\_MCLK\_IP8\_3P3**
  - ESAI0\_FSR → AW9 → BB\_ESAI0\_FSR 30
  - ESAI0\_FST → BG9 → BB\_ESAI0\_FST 30
  - ESAI0\_SCKR → BB8 → BB\_ESAI0\_SCKR 30
  - ESAI0\_SCKT → AY8 → BB\_ESAI0\_SCKT 30
  - ESAI0\_TX0 → BA9 → BB\_ESAI0\_TX0 30
  - ESAI0\_TX1 → BA7 → BB\_ESAI0\_TX1 30
  - ESAI0\_TX2\_RX3 → AU9 → BB\_ESAI0\_TX2\_RX3 30
  - ESAI0\_TX3\_RX2 → BC5 → BB\_ESAI0\_TX3\_RX2 30
  - ESAI0\_TX4\_RX1 → AV8 → BB\_ESAI0\_TX4\_RX1 30
  - ESAI0\_TX5\_RX0 → AU7 → BB\_ESAI0\_TX5\_RX0 30
  - MCLK\_IN0 → BC3 → BB\_MCLK\_IN(MCLK\_IN0) 30
  - MCLK\_OUT0 → BD4 → MCLK\_OUT0 31
- VDD\_ESA11\_SPIF0\_SPI\_IP8\_3P3**
  - ESAI1\_FSR → BE11 → BB\_ESAI1\_FSR 30
  - ESAI1\_FST → BF12 → BB\_ESAI1\_FST 30
  - ESAI1\_SCKR → BD12 → BB\_ESAI1\_SCKR 30
  - ESAI1\_SCKT → AY10 → BB\_ESAI1\_SCKT 30
  - ESAI1\_TX0 → BF10 → BB\_ESAI1\_TX0 30
  - ESAI1\_TX1 → BA11 → BB\_ESAI1\_TX1 30
  - ESAI1\_TX2\_RX3 → AU11 → BB\_ESAI1\_TX2 30
  - ESAI1\_TX3\_RX2 → AV10 → BB\_ESAI1\_TX3 30
  - ESAI1\_TX4\_RX1 → AY12 → BB\_ESAI1\_RX1 30
  - ESAI1\_TX5\_RX0 → AT10 → BB\_ESAI1\_RX0 30
- VDD\_SPI\_SAI\_IP8\_3P3**
  - SPI0\_SCK → BF8 → BB\_SPI0\_SCLK 30
  - SPI0\_SDO → BF2 → BB\_SPI0\_SDO 30
  - SPI0\_SDI → BE5 → BB\_SPI0\_MISO 30
  - SPI0\_CS0 → BG5 → BB\_SPI0\_CS0 30
  - SPI0\_CS1 → BC8 → BB\_SPI0\_CS1 30
  - SPI0F0\_RX → BC7 → BB\_MCLK\_IN(SPI0F0\_RX) 30
  - SPI0F0\_TX → BC9 → BB\_MCLK\_OUT1(SPI0F0\_TX) 30
  - SPI0F0\_EXT\_CLK → BD6 → BB\_SPI0F0(SPI0F0\_EXT\_CLK) 30
- VDD\_SPI\_SAI\_IP8\_3P3**
  - SAI1\_RXC → AW6 → BT\_SAI0\_TXC(SAI1\_RXC) 25
  - SAI1\_RXD → AW4 → SAI1\_RXD 24
  - SAI1\_RXFS → AU3 → BT\_SAI0\_RXD(SAI1\_RXFS) 25
  - SAI1\_TXC → AU5 → SAI1\_TXC 24
  - SAI1\_TXD → AU1 → SAI1\_TXD 24
  - SAI1\_TXFS → AV2 → SAI1\_TXFS 24
  - SPI0\_SCK → BB4 → BB\_SPI0\_SCLK 30
  - SPI0\_SDO → AY8 → BB\_SPI0\_MOSI 30
  - SPI0\_SDI → BA5 → BB\_SPI0\_MISO 30
  - SPI0\_CS0 → BC1 → BB\_SPI0\_CS0 30
  - SPI0\_CS1 → BA3 → BB\_SPI0\_CS1(SPI0\_CS1) 25
  - SPI2\_SCK → AW5 → BB\_SPI2\_SCLK 30
  - SPI2\_SDO → BA1 → BB\_SPI2\_MOSI 30
  - SPI2\_SDI → AY4 → BB\_SPI2\_MISO 30
  - SPI2\_CS0 → AW1 → BB\_SPI2\_CS0 30
  - SPI2\_CS1 → AY2 → BT\_SAI0\_TXFS(SPI2\_CS1) 25

**External Components:**

- AUDIO CONN (IN BB)**: BB\_ESAI0\_FSR 30, BB\_ESAI0\_FST 30, BB\_ESAI0\_SCKR 30, BB\_ESAI0\_SCKT 30, BB\_ESAI0\_TX0 30, BB\_ESAI0\_TX1 30, BB\_ESAI0\_TX2\_RX3 30, BB\_ESAI0\_TX3\_RX2 30, BB\_ESAI0\_TX4\_RX1 30, BB\_ESAI0\_TX5\_RX0 30
- B2B CONNECTOR**: BB\_ESAI1\_FSR 30, BB\_ESAI1\_FST 30, BB\_ESAI1\_SCKR 30, BB\_ESAI1\_SCKT 30, BB\_ESAI1\_TX0 30, BB\_ESAI1\_TX1 30, BB\_ESAI1\_TX2 30, BB\_ESAI1\_TX3 30, BB\_ESAI1\_RX1 30, BB\_ESAI1\_RX0 30
- AUDIO CARD (IN BB)**: BB\_SPI0\_SCLK 30, BB\_SPI0\_SDO 30, BB\_SPI0\_MISO 30, BB\_SPI0\_CS0 30, BB\_SPI0\_CS1 30
- B2B CONNECTOR**: BT\_SAI0\_TXC(SAI1\_RXC) 25, SAI1\_RXD 24, BT\_SAI0\_RXD(SAI1\_RXFS) 25, SAI1\_TXC 24, SAI1\_TXD 24, SAI1\_TXFS 24
- AUDIO IN CARD (IN BB)**: BB\_SPI0\_SCLK 30, BB\_SPI0\_MOSI 30, BB\_SPI0\_MISO 30, BB\_SPI0\_CS0 30, BB\_SPI0\_CS1(SPI0\_CS1) 25
- M.2 CONNECTOR**: BT\_SAI0\_TXC(SAI1\_RXC) 25, SAI1\_RXD 24, BT\_SAI0\_RXD(SAI1\_RXFS) 25, SAI1\_TXC 24, SAI1\_TXD 24, SAI1\_TXFS 24
- ARDUINO 4 MIKROBUS (IN BB)**: BB\_SPI2\_SCLK 30, BB\_SPI2\_MOSI 30, BB\_SPI2\_MISO 30, BB\_SPI2\_CS0 30, BB\_SPI2\_CS1 30
- M.2 CONNECTOR**: BT\_SAI0\_TXFS(SPI2\_CS1) 25

IMX8 SECTIONS\_2


I/O VOLTAGE :3.3V




NXP is aware that the UART net names are inaccurate. There is no plan to change the net names.

Adopters please note:  
UART3 net name on contact AR47/AU53 should be UART4.  
UART4 net name on contact AP44/AU47 should be UART3.  
2-Wire AUDIN function not available on Base Board.


I/O VOLTAGE :1.8V



I/O VOLTAGE :3.3V



I/O VOLTAGE :1.8V



ICAP Classification: CP: IUO: PUB: X

Drawing Title:  
**i.MX 8QM CPU CARD**




Page Title:  
**IMX8 SECTIONS 2**

Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420 Rev C7

Date: Monday, January 18, 2021 Sheet 13 of 32




Total System DRAM = 6 Gbyte




LPDDR4 DRAM 2 OF 2




Total System DRAM = 6 Gbyte





The processor requires x16 for each chip inside the DRAM package.  
The x8 configuration is not compatible.




## eMMC



## SD CARD INTERFACE



## SDXC Power Control



Bulk capacitance already present in this rail  
(C225)

SEL Input has Internal Pulldown(700k)



ICAP Classification:	CP:	IIIQ:	PI/BI:
----------------------	-----	-------	--------

Drawing Title:

Page Title: eMMC &amp; SD CAR


[illegible]

Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420

Date:	Monday, January 18, 2021	Sheet	16	of
-------	--------------------------	-------	----	----



BOOT CONFIGURATIONS




BOOT MODE						
MODE	5	4	3	2	1	0
FUSE	0	0	0	0	0	0
SERIAL BOOT	0	0	0	1	0	0
eMMC0	0	0	1	0	0	0
SD1	0	0	1	1	0	0
Octal SPI	0	1	1	0	0	0




OCTAL/XSPI/QSPI FLASH

I/O VOLTAGE :1.8V


I/O VOLTAGE :3.3V




B2B CONNECTOR



## RESET GENERATION




## SYSTEM ON/OFF




- \* Hold SW1 for 5 sec for force OFF
- \* Hold SW1 for 0.5 sec to turn ON

## LED INDICATIONS



## JTAG



MX8QM On-Chip 50 kohm Pulls  
-----  
JTAG TMS = PU  
JTAG TCK = PD  
JTAG TDI = PU  
JTAG TRST\_B = PU  
TEST\_MODE\_SELECT = PD



ICAP Classification: CP: IUC: PUB: X

Drawing Title:

i.MX 8QM CPU CARD

Page Title:

RESET LOGIC & JTAG

Size  
A2







Document Number

SOURCE: SCH-29420, PDF: SPF-29420


Rev  
C7

Date: Monday, January 18, 2021 Sheet 18 of 32

## DEBUG UART-USB




I/O VOLTAGE :3.3V




## USB 3.x Type C

### DIFFERENTIAL CHANNEL CROSSBAR SWITCH




### CC LOGIC DETECTION



PCIe & SATA

I/O VOLTAGE :3.3V


SATA CONNECTOR



M.2 Connector on CPU Card has two PCIe Clock options:  
(Set resistor strapping as per table)  
1. Processor (NXP experimental use only; not recommended for customer use)  
2. External Clock generator (By default)


M.2 Connector on Base Card has PCIe Clock  
Option only from External clock generator.  
(Set resistor strapping as per table)

From Ext Osc U26




To M.2 Connector


From Ext Osc U26



PCIe CLOCK ENABLE LOGIC



PCIe 100MHz OSCILLATOR



DSC557 has internal 40kOhm pullup on OE1 and OE2.  
Default always ON for DSC557 Osc.

CLOCK CONFIG				
OE1	OE2	CLK0	CLK1	CLK2
0	0	Hi-Z	Hi-Z	Hi-Z
0	1	Hi-Z	EN	EN
1	0	EN	Hi-Z	Hi-Z
1	1	EN	EN	EN

	Option Resistors	Clock Source	
		Processor	Clock Generator
M.2 Connector on CPU Card	R1473	POS B	POS A
	R1474	POS B	POS A
	R1475	POS B	POS A
	R1476	POS B	POS A
	R128	DNP	MOUNT
	R129	MOUNT	DNP
	R130	DNP	MOUNT
	R131	DNP	MOUNT
M.2 Connector on Base Card	R136	DNP	MOUNT
	R139	DNP	MOUNT
	R1473	NA	POS A
	R1474	NA	POS A
	R1475	NA	POS A
	R1476	NA	POS A
	R128	NA	MOUNT
	R129	NA	DNP
	R130	NA	MOUNT
	R131	NA	MOUNT
	R136	NA	MOUNT
	R139	NA	MOUNT



ICAP Classification: CP: IUO: PURI: X













Drawing Title: i.MX 8QM CPU CARD

Page Title: PCIe & SATA


Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420

Date: Monday, January 18, 2021 Sheet 21 of 32

## HDMI TX & RX



## 1 Gbps ETHERNET PHY





Isolation required due to MDIO interaction between certain PHYs & Switches per prior system bring-up. Users should evaluate their systems & eliminate if possible.




AUDIO CODEC WM8960

GPIO1 connected to SCU\_GPIO0\_03 of processor




7-bit I2C Address: "0011010"

AHJ 'AV' Connector Interface	
PIN	Description
1	Microphone
4	Ground
3	Right Side Earpiece
2	Left Side Earpiece




Headphone Jack pinout changed from OMTP to AHJ on rev C1 schematic and rev C1 layout. GND and MIC changed locations to accomodate a wider range of headsets.









## WIFI\_BLUETOOTH -M.2 CONNECTOR E-KEY



Add On Card used will be M.2 with E-Key Type 30x30 Dimension.

Information on compatible cards is provided on the [nxp.com](http://nxp.com) website.

## SENSORS



ICAP Classification: CP: IUO: PUBI: X

Drawing Title

## i.MX 8QM CPU CARD

Page Title:



## SENSORS

Size A2	Document Number SOURCE: SCH-29420, PDF: SPF-29420
------------	--

Date:	Monday, January 18, 2021	Sheet	26	of	32
-------	--------------------------	-------	----	----	----

Rev  
C7

## LVDS0 CH0 & CH1 CONNECTORS






MIPI CSI CONNECTORS

U15F	
MIMX8QM6AVUFFAB	
MIPI_CSI0_CLK_P	BF20 MIPI CSI0_CLK_P
MIPI_CSI0_CLK_N	BE21 MIPI CSI0_CLK_N
MIPI_CSI0_DATA0_P	BF22 MIPI CSI0_DATA0_P
MIPI_CSI0_DATA0_N	BE23 MIPI CSI0_DATA0_N
MIPI_CSI0_DATA1_P	BF18 MIPI CSI0_DATA1_P
MIPI_CSI0_DATA1_N	BE19 MIPI CSI0_DATA1_N
MIPI_CSI0_DATA2_P	BF24 MIPI CSI0_DATA2_P
MIPI_CSI0_DATA2_N	BE25 MIPI CSI0_DATA2_N
MIPI_CSI0_DATA3_P	BF16 MIPI CSI0_DATA3_P
MIPI_CSI0_DATA3_N	BE17 MIPI CSI0_DATA3_N
MIPI_CSI0_GPIO0_00	BL23 MIPI CSI0_RST_B
MIPI_CSI0_GPIO0_01	BM22 MIPI CSI0_EN
MIPI_CSI0_I2C0_SCL	BH24 MIPI CSI0_I2C0_SCL
MIPI_CSI0_I2C0_SDA	BN19 MIPI CSI0_I2C0_SDA
MIPI_CSI0_MCLK_OUT	BJ23 MIPI CSI0_MCLK_OUT
MIPI_CSI1_CLK_P	BJ17 MIPI CSI1_CLK_P
MIPI_CSI1_CLK_N	BH16 MIPI CSI1_CLK_N
MIPI_CSI1_DATA0_P	BJ19 MIPI CSI1_DATA0_P
MIPI_CSI1_DATA0_N	BH18 MIPI CSI1_DATA0_N
MIPI_CSI1_DATA1_P	BJ15 MIPI CSI1_DATA1_P
MIPI_CSI1_DATA1_N	BH14 MIPI CSI1_DATA1_N
MIPI_CSI1_DATA2_P	BJ21 MIPI CSI1_DATA2_P
MIPI_CSI1_DATA2_N	BH20 MIPI CSI1_DATA2_N
MIPI_CSI1_DATA3_P	BJ13 MIPI CSI1_DATA3_P
MIPI_CSI1_DATA3_N	BH12 MIPI CSI1_DATA3_N
MIPI_CSI1_GPIO0_00	BN15 MIPI CSI1_RST_B
MIPI_CSI1_GPIO0_01	BN13 MIPI CSI1_EN
MIPI_CSI1_I2C0_SCL	BN17 MIPI CSI1_I2C0_SCL
MIPI_CSI1_I2C0_SDA	BE15 MIPI CSI1_I2C0_SDA
MIPI_CSI1_MCLK_OUT	BN23 MIPI CSI1_MCLK_OUT

100-Ohm  
differential  
pairs

100-Ohm  
differential  
pairs



ICAP Classification: CP: IUO: PURI: X

Drawing Title:  
**i.MX 8QM CPU CARD**

Page Title:  
**MIPI CSI CONNECTORS**

Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420

Date: Monday, January 18, 2021 Sheet 28 of 32




Rev C7

MIPI DSI CONNECTORS

VDD_MIPI_DSI_D1G_1P8_3P3	U15G MIMX8QM6AVUFFAB	
	MIPI_DSI0_CLK_P	BL27 MIPI DSI0 CLK P
	MIPI_DSI0_CLK_N	BN27 MIPI DSI0 CLK N
	MIPI_DSI0_DATA0_P	BK28 MIPI DSI0 DATA0 P
	MIPI_DSI0_DATA0_N	BM28 MIPI DSI0 DATA0 N
	MIPI_DSI0_DATA1_P	BK26 MIPI DSI0 DATA1 P
	MIPI_DSI0_DATA1_N	BM26 MIPI DSI0 DATA1 N
	MIPI_DSI0_DATA2_P	BL29 MIPI DSI0 DATA2 P
	MIPI_DSI0_DATA2_N	BN29 MIPI DSI0 DATA2 N
	MIPI_DSI0_DATA3_P	BL25 MIPI DSI0 DATA3 P
	MIPI_DSI0_DATA3_N	BN25 MIPI DSI0 DATA3 N
VDD_MIPI_DSI_D1G_1P8_3P3	MIPI_DSI0_GPIO0_00	BD30 MIPI DSI0 BL PWM
	MIPI_DSI0_GPIO0_01	BD28 MIPI DSI0 TS INT B
	MIPI_DSI0_I2C0_SCL	BE29 MIPI DSI0 TS_SCL
	MIPI_DSI0_I2C0_SDA	BE31 MIPI DSI0 TS_SDA
	MIPI_DSI1_CLK_P	BG31 MIPI DSI1 CLK P
	MIPI_DSI1_CLK_N	BH30 MIPI DSI1 CLK N
	MIPI_DSI1_DATA0_P	BG33 MIPI DSI1 DATA0 P
	MIPI_DSI1_DATA0_N	BH32 MIPI DSI1 DATA0 N
	MIPI_DSI1_DATA1_P	BG29 MIPI DSI1 DATA1 P
	MIPI_DSI1_DATA1_N	BH28 MIPI DSI1 DATA1 N
VDD_MIPI_DSI_D1G_1P8_3P3	MIPI_DSI1_DATA2_P	BG35 MIPI DSI1 DATA2 P
	MIPI_DSI1_DATA2_N	BH34 MIPI DSI1 DATA2 N
	MIPI_DSI1_DATA3_P	BG27 MIPI DSI1 DATA3 P
	MIPI_DSI1_DATA3_N	BH26 MIPI DSI1 DATA3 N
	MIPI_DSI1_GPIO0_00	BM24 MIPI DSI1 BL PWM
	MIPI_DSI1_GPIO0_01	BK24 MIPI DSI1 TS_INT_B
	MIPI_DSI1_I2C0_SCL	BE27 MIPI DSI1 TS_SCL
	MIPI_DSI1_I2C0_SDA	BG25 MIPI DSI1 TS_SDA

100-Ohm  
differential  
pairs



100-Ohm  
differential  
pairs




## B2B CONNECTOR

EACH CONNECTOR PIN  
CAPABLE OF 1.2 A




See note  
in box below.



6-Wire Differential MLB not supported by the processor.  
Adopters must follow the Hardware Developer's Guide  
Unused input/output terminations section.



See note  
in box below.



SOME PINS ARE RESERVED TO FACILITATE A COMMON BASE BOARD FOR QM AND QXP.

NXP is aware that the UART net names circled are inaccurate. There is no plan to change the net names.

Adopters please note:  
UART3 net name on pins A34 & A35 should be UART4.  
UART4 net name on pins C34 & C35 should be UART3.  
2-Wire AUDIN function not available on Base Board.

3-Wire Single-Ended MLB not supported by the processor.  
Other functions are supported as determined by IOMUX selection.  
If unused, adopters must follow the Hardware Developer's  
Guide Unused input/output terminations section.



ICAP Classification: CP: IUO: PURI: X


Drawing Title: **i.MX 8QM CPU CARD**

Page Title: **B2B CONNECTOR**


Size A2 Document Number SOURCE: SCH-29420, PDF: SPF-29420 Rev C7

Date: Monday, January 18, 2021 Sheet 30 of 32


MCLK CLOCK DRIVERS FOR BASE BOARD FAN OUT




LEVEL TRANSLATOR



ETHERNET TX BUFFERS FOR BASEBOARD



I2C BUFFERS FOR BASE BOARD



MISCELLANEOUS

