

PTN3460I Eval. Board with AUO 7" Panel Rev.1.0


REVISION HISTORY :

- 1.0 Aug. 19, 2014
- Base on PTN3460 E-Tool design
- Chang eCFG3, CFG4 definition
- Rework R60. Add 10K from U4-1 to U4-2
- Rework 3-pin headers. Add JP23, 24, 25.


Page# Page Title

- 1 Index
2 eDP, DP Mux
3 PTN3460I Stuffing Option
4 Config Jumper, JTAG
5 LA, AUO LVDS, Back Light Inverter Connectors
6 ATX Switching Power Supply


NXP Semiconductors		
1251 McKay Dr. M/S-60SJ, San Jose, CA 95131-1706		
Title INDEX		
Document Name (e)DP-LVDS (PTN3460I) to LCD PANEL		
Size B	Document Number	Rev 1.0
Date: Tuesday, January 13, 2015		Sheet 1 of 6



HPD pull-down is integrated into silicon (400K)



eDP 1mm




Alternate 0.1uF and 0.01 uF Caps.


CONNECT PIN 11 TO PIN 10 TO BE PIN COMPATIBLE WITH CBTL04DP212

JUMPER ON TO TURN ON LED
JUMPER OFF TO MEASURE POWER CONSUMPTION

HPD LED ON






JUMPER 1-2, HIGH, DIN2, HPD2 (DP)
JUMPER 2-3, LOW, DIN1, HPD1 (eDP)





JUMPER 1-2, HIGH, AUX2 (DP)
JUMPER 2-3, LOW, AUX1 (eDP)

Title		
eDP, DP SINK MUX		
Size	Document Number	Rev 1.0
Date:	Tuesday, January 13, 2015	Sheet 2 of 6




PLACE C16, C17 VERY CLOSE TO PIN 6.




PLACE C21, C23 VERY CLOSE TO PIN 14. CONNECT C21-2 TO PIN 17, 18 (GND).


LOAD R24, NO LOAD L4,C22,C23 FOR PTN34601







LOAD OPTION DEPENDS ON TEST RESULT



PTN3460I DOES NOT SUPPORT BUCK CONVERTER, NO CONNECT SW_OUT




LOAD R24, JP3, NO LOAD L5,C25 FOR PTN34601




PIN 1-2, 1.8V FROM EXT REGULATOR
PIN 2-3, 1.8V FROM INTERNAL LDO


Title		
PTN3460I		
Size	Document Number	Rev
		1.0
Date:	Tuesday, October 27, 2015	Sheet 3 of 6









HIGH: JUMPER 1-2, I2C BUS MASTER (READING FROM EXTERNAL EEPROM)
 OPEN: I2C BUS SLAVE, HIGH ADDRESS (0xCOH)
 LOW: JUMPER 2-3, I2C BUS SLAVE(0x40H)











HI: JUMPER 1-2, PD_N HIGH TO OPERATE
 LO: JUMPER 2-3, FORCE POWER DOWN



JUMPER ON TO USE EXT 3.3V/1.8V OPTION;
 JUMPER OFF TO USE INT 1.8V LDO.

















Title		
PTN3460I CFG AND JTAG		
Size	Document Number	Rev
		1.0
Date:	Tuesday, January 13, 2015	Sheet 4 of 6



JUMPER 1-2, HIGH, I2C_ADDR 0xB0h-0xBfH
JUMPER 2-3, LOW, I2C_ADDR 0x10h-0x1Fh

Title		
LA AND LVDS OUT TO LCD PANEL		
Size	Document Number	Rev 1.0
Date:	Tuesday, October 27, 2015	Sheet 5 of 6



Title		
ATX SWITCHING POWER SUPPLY		
Size	Document Number	Rev
B	Add 10K from U4-1 to U4-2	1.0
Date:	Tuesday, January 13, 2015	Sheet 6 of 6