


Table of Contents	
2	LCD Board Connector
3	LCD & Backlight Supply

Revision History			
Rev	Description	Date	Approved
X1	Preliminary for layout	06/17/09	xxx
A	Layout completed	06/25/09	M. OWENS
B	Fix RGB pin assignments Changed J1.119 and J1.120 connection from GND to NC Changed R1 (Port ID1 Resistor) from DNP to 130.0K	07/15/09	M .OWENS

Port ID	
ID0	20 => 130K
ID1	20 => 130K





ICAP Classification: FCP: __ FIUO: X PUBI: __

Drawing Title:
i.MX 4.3" LMS430HF09 WQVGA LCD

Page Title:
TOC & Revision History

Size B	Document Number SCH-26062 PDF: SPF-26062	Rev B
Date:	Friday, July 24, 2009	Sheet 1 of 3



VDD_LCD

C1 0.1uF

C2 0.1uF

GND

J2

1

2

3

4

5 LCD_24_R0

6 LCD_24_R1

7 LCD_24_R2

8 LCD_24_R3

9 LCD_24_R4

10 LCD_24_R5

11 LCD_24_R6

12 LCD_24_R7

13 LCD_24_G0

14 LCD_24_G1

15 LCD_24_G2

16 LCD_24_G3

17 LCD_24_G4

18 LCD_24_G5

19 LCD_24_G6

20 LCD_24_G7

21 LCD_24_B0

22 LCD_24_B1

23 LCD_24_B2

24 LCD_24_B3

25 LCD_24_B4

26 LCD_24_B5

27 LCD_24_B6

28 LCD_24_B7

29

30 LCD_DOTCLK

31 LCD_RESET

32 LCD_HSYNC

33 LCD_VSYNC

34 LCD_EN

35 PWRSEL

36

37 TOUCHSCREEN_Y+

38 TOUCHSCREEN_X-

39 TOUCHSCREEN_Y-

40 TOUCHSCREEN_X+

41

42 BL_NEG

43 BL_POS

44 X

45 X

GND

CON 45 FPC

VDD_LCD

C3 0.1uF

C4 0.1uF

GND

J3

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

2 LCD_18_R0

2 LCD_18_R1

2 LCD_18_R2

2 LCD_18_R3

2 LCD_18_R4

2 LCD_18_R5

2 LCD_18_G0

2 LCD_18_G1

2 LCD_18_G2

2 LCD_18_G3

2 LCD_18_G4

2 LCD_18_G5

2 LCD_18_B0

2 LCD_18_B1

2 LCD_18_B2

2 LCD_18_B3

2 LCD_18_B4

2 LCD_18_B5

2 LCD_DOTCLK

2 LCD_RESET

2 LCD_HSYNC

2 LCD_VSYNC

2 LCD_EN

2 LCD_PWRSEL

2 TOUCHSCREEN_Y+

2 TOUCHSCREEN_X-

2 TOUCHSCREEN_Y-


2 TOUCHSCREEN_X+

BL_NEG

BL_POS

GND

CON 45 FPC



2 TOUCHSCREEN_Y+
2 TOUCHSCREEN_X+
2 TOUCHSCREEN_Y-
2 TOUCHSCREEN_X-

C5 0.01uF DNP
C6 0.01uF DNP
C7 0.01uF DNP
C8 0.01uF DNP

GND

PLACE NEAR J1

CPU_AUX0_BL_VIN
 R7
 0
 C9 4.7UF
 C10 0.1UF
 R8
 0
 2 BACKLIGHT_PWM
 R9 47K
 U1
 IN SW
 SHDN GND FB
 CAT4238
 U1 - CAT4238 or EUP2538
 L1 47UH
 D1 ZHCS350TA
 C11 1uF DNP
 C12 0.1UF
 C13 0.047UF DNP
 R10 15 1%
 R11 DNP
 15 ohm for 20mA
 2 BACKLIGHT_A
 J6
 1 2 3
 HDR_1X3
 BL_POS
 2 BACKLIGHT_K
 J8
 1 2 3
 HDR_1X3
 BL_NEG
 Default jumper location on J6: 1-2
 Default jumper location on J8: 1-2