



Table of Contents

Supply

Source

Electrical PHY

6	CPLD/LCD/CF Card
7	Serial Ports
8	USB Port
9	Clocks
10	LED and Switch
11	BDM and Breakout Connector
12	Decoupling
13	USB TO BDM BLOCK






Revisions			
Rev	Description	Date	Approved
A	Prototype Release	02/21/08	DK
A1	Change power solution, 5V wall input instead MC34717 to generate 3.3V and 1.8V	04/11/08	TQ
	Remove MCU socket (U5), put silicon onboard		
	Remove compression connectors (Previous Page12)		
	Tie J1.56 to AGND (VSSA)		
	Remove oscillator in Y1.		
	DNP SMA conn (J17), battery (BT1)		
	Update MCU pinout, Clkmod0 is pin 143 Clkmod1 is pin 144		
	Disconnect 48MHz crystal to CPLD		
	Add ferrite bead on MCU_VDDPLL		
	Change Y3 due to EOL		
	Remove J27 and connect test pin to GND via 0 ohm resistor		
	Remove J42		
	Remove J2 & J3; short Vdda & VRH, Vssa & VRL		
	Replace J29 to J32 with J51		
	Add USB BDM Block on P13		
	Change F1 from 5A to 2.6A		
	Change R112 & R113 to 33 ohm		
	Add necessary notes in schematics		
	Change R100 to 0 ohm		
	Add more protection diodes on wall power input		
	Update part reference for SW1-SW4		
	Use MCU_DDATA[0..3] for switches and PHY GPIO; Remove J14		
A2	Replace 210-30080 with 210-75439	04/21/08	TQ
	NC R108.1 to avoid dangling line.		
	Swap RN117		
	Change J41.1 to UART1_RTS_B		
A3	Swap MB_AD11 and MB_AD12	04/25/08	TQ
A4	Replace 470-30464 symbol with discrete resistors	04/29/08	TQ
	Replace U5 with new socket		
B	Re-sequence and release	05/06/08	TQ
C	Release for Rev C by A085	07/15/08	TQ
C1	Change 341-75288 to 341-75308	07/29/08	TQ
C2	Add 2 1uF caps on page2 Add 1V8 LED indicator	09/16/08	TQ
D	Add GND loops	09/18/08	TQ
D1	DNP JP1	10/09/08	TQ


Microcontroller Solutions Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.

ICAP Classification: FCP: FIUC: X PUB:


Designer: Tanis Qu	Drawing Title: M52259EVB		
Drawn by: Tanis Qu	Page Title: TITLE PAGE		
Approved: Daniel Kruzczek	Size C	Document Number PDF: SPF-24470 SOURCE: SCH-24470	Rev D1
Date: Thursday, October 09, 2008		Sheet 1	of 13













ICAP Classification:		FCP:		FIUO: X		PUBI:	
Drawing Title:							
M52259EVB							
Page Title:							
ETHERNET PHY							
Size C	Document Number			PDF: SPF-24470 SOURCE: SCH-24470			Rev D1
Date:	Thursday, October 09, 2008			Sheet	4 of 13		


















LED for RESET OUT




LED for DTIN[3:0]



Size C	Document Number PDF: SPF-24470 SOURCE: SCH-24470	Rev D1
Date:	Thursday, October 09, 2008	Sheet 11 of 13



Close to Power Pin of CPU



Close to Power Pin of CPLD

