



Motorola SPS TSPG - TECD ColdFire Group		
Title	Validation Board for MCF547x & MCF548x Microprocessors	
Size B	Document Number 63A11380S - Flex bus address latches	Rev 2C
Date:	Thursday, June 24, 2004	Sheet 2 of 18




Motorola SPS TSPG -TECD ColdFire Group		
Title		
Validation Board for MCF547x & MCF548x Microprocessors		
Size	Document Number	Rev
A	63A11380S - CAN bus transceivers	2C
Date:	Thursday, June 24, 2004	Sheet 3 of 18


Motorola ColdFire™
Microprocessor MCF5475



Motorola SPS TSPG -TECC ColdFire Group			
Title	Validation Board for MCF5475 & MCF548x Microprocessors		
Document Number	63A113805 - MCF5475 signals and bypass capacitors		
Size C			Rev 2C
Date	Thursday, June 24, 2004	Sheet	4 of 18




NOTE: JP7 is required for some legacy BDM cables that connect pins 9 & 25 of the BDM interface internally. More recent cables support both core & I/O voltages. Please check with your BDM cable supplier.




NOTE: 4.7K pull up resistors are used on signals /BKPT, DSCLK, DSI, DSO & /RSTI. A 1K pull up is used for -TA. See page 14 of the schematics.


IMPORTANT NOTE: ONLY 3.3V BDM debugging cables can be used with MCF547x/8x processors.


Motorola SPS TSPG -TECD ColdFire Group		
Title		
Validation Board for MCF547x & MCF548x Microprocessors		
Size	Document Number	Rev
A	63A11380S - BDM/JTAG connector	2C
Date:	Thursday, June 24, 2004	Sheet 6 of 18







Motorola SPS TSPG - TECD ColdFire Group		
Title		
Validation Board for MCF547x & MCF548x Microprocessors		
Size	Document Number	Rev
B	63A11380S - Flash ROM memory	2C
Date:	Thursday, June 24, 2004	Sheet 8 of 18






NOTE: PCI slot 1 uses /PCI_REQ1 & /PCI_GNT1 signals and PCI slot 2 uses /PCI_REQ2 & /PCI_GNT2 signals. PCI slot 1 has IDSEL connected to PCI AD17 and PCI slot 2 has IDSEL connected to PCI AD18. Both PCI connectors are setup for 3.3V operation and +12V is supplied via P3 to each PCI connector. Finally, JTAG is unusable on both PCI connectors.



NOTE: PCI slot 3 uses /PCI_REQ3 & /PCI_GNT3 signals and PCI slot 4 uses /PCI_REQ4 & /PCI_GNT4 signals. PCI slot 3 has IDSEL connected to PCI_AD19 and PCI slot 4 has IDSEL connected to PCI_AD20. Both PCI connectors are setup for 3.3V operation and +12V is supplied via P3 (sheet 11) to each PCI connector. Finally, JTAG is unusable on both PCI connectors.



NOTE: place the circuit bounded by the dotted line as close as possible to pin A19 on the CPU - sheet 4 U5. Forming a filter for the PLL of U5.

DC voltage input range +7 to +14V & 1.5A min.

P4 Power Jack Connector - 2.1mm diameter


Switchcraft RAPC722 2-way Bare Wire Power Connector

P5 Augat 25V-02

J24

PC disk drive power connector

NOTE: the positive terminal of each power connector must be shown on the silkscreen of the PCB



NOTE: R46 is 1206 size.

PLL filtering.

3.3V Regulator

U12 LM2596S-3.3

VIN GND TAB FB

-ON/OFF

VOUT

2 1 2

1 2

3 4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276


277

278

279

280

281







NOTE: Place TP13, TP14, TP15 & TP16 at the corners of the PCB to allow easy connection of 'scope probe ground leads.

Important Note - all unconnected pull-up and pull-down resistor pack connections, on all schematics pages, need to be connected to an unmasked via.

NOTE: Please place this table on the silkscreen on the top side of the PCB close to SW4.


OFF - SW4 - ON	
Port size conf.	SW4-1
Port size conf.	SW4-2
Auto Ack. conf.	SW4-3
Byte enable conf.	SW4-4
Flexbus conf.	SW4-5
Flexbus size conf.	SW4-6
Divide ratio encoding	SW4-7
Divide ratio encoding	SW4-8
Divide ratio encoding	SW4-9
Divide ratio encoding	SW4-10
Divide ratio encoding	SW4-11
Divide ratio encoding	SW4-12
BDM/JTAG Mode	
Port size conf.	
Auto Ack. conf. - default Ack enabled 63 wait states.	
Byte enable conf. - default BE signals assert for read & write cycles.	
Flexbus conf. - default - PCI_AD[31:0] used for PCI & AD[31:0] for Flexbus addr. & data	
Flexbus size conf. - default BWE[1:0] = /FB_AD[1:0] & BWE[2:1] = /TS[21:0]	
Divide ratio encoding - default value = 00011 for FB_AD[12:8]	
Divide ratio encoding - default clock ratio is 1:2 external:core	
Divide ratio encoding - CLKIN PCI & Flexbus range 41.66 to 66.66MHz for MCF547x (41.66 to 50.00MHz for MCF548x)	
Divide ratio encoding - Internal CLB & SDRAM bus range 83.33 to 133.33MHz for MCF547x (83.33 to 100.00MHz for MCF548x)	
Divide ratio encoding - Core frequency range - 166.66 to 266.66MHz for MCF547x (166.66 to 200.00MHz for MCF548x)	
BDM/JTAG mode - default is BDM mode, MTM00 = 0.	

Motorola SPS TSPG -TECD ColdFire Group			
Title Validation Board for MCF547x & MCF548x Microprocessors			
Size C	Document Number 63A113805 - Clocks, configuration, LED's, & reset circuitry	Rev 2C	
Date: Thursday, June 24, 2004	Sheet 14	of 18	









Motorola SPS TSPG -TECD ColdFire Group			
Title Validation Board for MCF547x & MCF548x Microprocessors			
Size C	Document Number 63A11380S - R5232 & IRDA transceivers + I2C & QSPI connectors		Rev 20
Date:	Thursday, June 24, 2004	Sheet 15 of 18	


NOTE: Alternative FSRAM's with the same PCB footprint and functionality are :- Samsung K7B403625M, Cypress CY7C1345B, IDT 71V3577 & Micron MT58L128L36F1.



Motorola SPS TSPG -TECD ColdFire Group		
Title		
Validation Board for MCF547x & MCF548x Microprocessors		
Size	Document Number	Rev
B	63A11380S - FSRAM	2C
Date:	Thursday, June 24, 2004	Sheet 16 of 18



Motorola SPS TSPG -TECD ColdFire Group			
Title Validation Board for MCF547x & MCF548x Microprocessors			
Size B	Document Number 63A11380S - USB clock, connector & filtering		Rev 2C
Date:	Thursday, June 24, 2004	Sheet	17 of 18



Motorola SPS TSPG -TECD ColdFire Group		
Title		
Validation Board for MCF547x & MCF548x Microprocessors		
Size	Document Number	Rev
A	63A11380S - Zigbee transceiver & isolation.	2C
Date:	Thursday, June 24, 2004	Sheet 18 of 18