## C9KEA64P64M20SF0 C9KEA64 Sub-Family

### Data Sheet

Supports the following:C9KEAZN16AMLC(R), C9KEAZN32AMLC(R), C9KEAZN64AMLC(R), C9KEAZN16AMLH(R), C9KEAZN32AMLH(R), and C9KEAZN64AMLH(R) Key features

- Operating characteristics
  - Voltage range: 2.7 to 5.5 V
  - Flash write voltage range: 2.7 to 5.5 V
  - Temperature range (ambient): -40 to 125°C
- Performance
  - Up to 40 MHz Arm® Cortex-M0+ core and up to 20 MHz bus clock
  - Single cycle 32-bit x 32-bit multiplier
  - Single cycle I/O access port
- Memories and memory interfaces
  - Up to 64 KB flash
  - Up to 256 B EEPROM
  - Up to 4 KB RAM
- Clocks
  - Oscillator (OSC) supports 32.768 kHz crystal or 4 MHz to 20 MHz crystal or ceramic resonator; choice of low power or high gain oscillators
  - Internal clock source (ICS) internal FLL with internal or external reference, 31.25 kHz pretrimmed internal reference for 40 MHz system and core clock.
  - Internal 1 kHz low-power oscillator (LPO)

- System peripherals
  - Power management module (PMC) with three power modes: Run, Wait, Stop
  - Low-voltage detection (LVD) with reset or interrupt, selectable trip points
  - Watchdog with independent clock source (WDOG)
  - Programmable cyclic redundancy check module (CRC)
  - Serial wire debug interface (SWD)
  - Bit manipulation engine (BME)
- Security and integrity modules
  64-bit unique identification (ID) number per chip
- Human-machine interface
  - Up to 57 general-purpose input/output (GPIO)
  - Two up to 8-bit keyboard interrupt modules (KBI)
  - External interrupt (IRQ)
- Analog modules
  - One up to 16-channel 12-bit SAR ADC, operation in Stop mode, optional hardware trigger (ADC)
  - Two analog comparators containing a 6-bit DAC and programmable reference input (ACMP)
- Timers
  - One 6-channel FlexTimer/PWM (FTM)
  - Two 2-channel FlexTimer/PWM (FTM)
  - One 2-channel periodic interrupt timer (PIT)
  - One real-time clock (RTC)
- Communication interfaces
  - Two SPI modules (SPI)
  - Up to three UART modules (UART)
  - One I2C module (I2C)

NXP reserves the right to change the production detail specifications as may be required to permit improvements in the design of its products.



- Package options
  - 64-pin LQFP
  - 32-pin LQFP

# **Table of Contents**

1	Orde	ering par	ts4	ļ
	1.1	Determ	ining valid orderable parts 4	ł
2	Part	identific	ation	ł
	2.1	Descrip	tion4	ł
	2.2	Format.	4	ł
	2.3	Fields	4	ł
	2.4	Exampl	e 5	5
3	Rati	ngs	5	5
	3.1	Therma	l handling ratings5	5
	3.2	Moistu	e handling ratings	5
	3.3	ESD ha	ndling ratings6	)
	3.4	Voltage	and current operating ratings6	)
4	Gen	eral		1
	4.1	Nonswi	tching electrical specifications7	1
		4.1.1	DC characteristics	1
		4.1.2	Supply current characteristics	5
		4.1.3	EMC performance	5
	4.2	Switchi	ng specifications15	5
		4.2.1	Control timing	5

		4.2.2	FTM module timing	. 16
	4.3	Therma	l specifications	. 17
		4.3.1	Thermal characteristics	. 17
5	Perij	pheral op	perating requirements and behaviors	. 18
	5.1	Core me	odules	. 18
		5.1.1	SWD electricals	18
	5.2	Externa	l oscillator (OSC) and ICS characteristics	.19
	5.3	NVM sj	pecifications	. 21
	5.4	Analog.		.23
		5.4.1	ADC characteristics	. 23
		5.4.2	Analog comparator (ACMP) electricals	25
	5.5	Commu	nication interfaces	. 26
		5.5.1	SPI switching specifications	. 26
6	Dim	ensions		.29
	6.1	Obtaini	ng package dimensions	. 29
7	Pino	ut		. 29
	7.1	Signal r	nultiplexing and pin assignments	. 29
8	Revi	ision His	tory	.30

# 1 Ordering parts

#### 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to **nxp.com** and perform a part number search for the following device numbers: KEAZN64.

### 2 Part identification

#### 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 2.2 Format

Part numbers for this device have the following format:

Q B KEA A C FFF M T PP N

#### 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>C = China market only</li> <li>S = Automotive qualified</li> <li>P = Prequalification</li> </ul>
В	Memory type	• 9 = Flash
KEA	Kinetis Auto family	• KEA
A	Key attribute	<ul> <li>Z = M0+ core</li> <li>F = M4 W/ DSP &amp; FPU</li> <li>C= M4 W/ AP + FPU</li> </ul>
С	CAN availability	<ul> <li>N = CAN not available</li> <li>(Blank) = CAN available</li> </ul>

Table continues on the next page...

Ratings

Field	Description	Values
FFF	Program flash memory size	<ul> <li>16 = 16 KB</li> <li>32 = 32 KB</li> <li>64 = 64 KB</li> </ul>
М	Maskset revision	<ul> <li>A = 1<sup>st</sup> Fab version</li> <li>B = Revision after 1<sup>st</sup> version</li> </ul>
Т	Temperature range (°C)	<ul> <li>C = -40 to 85</li> <li>V = -40 to 105</li> <li>M = -40 to 125</li> </ul>
PP	Package identifier	<ul> <li>LC = 32 LQFP (7 mm x 7 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> </ul>
Ν	Packaging type	<ul> <li>R = Tape and reel</li> <li>(Blank) = Trays</li> </ul>

#### 2.4 Example

This is an example part number:

C9KEAZN64AMLH

## 3 Ratings

### 3.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free		260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 3.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	_	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

#### C9KEA64Sub-Family Data Sheet, Rev. 1, 01/2024

# 3.3 ESD handling ratings

Symbol	Symbol Description		Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of °C	-100	+100	mA	3

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test. The test produced the following results:
  - Test was performed at 125 °C case temperature (Class II).
  - I/O pins pass +100/-100 mA I-test with I<sub>DD</sub> current limit at 800 mA (V<sub>DD</sub> collapsed during positive injection).
  - + I/O pins pass +70/-100 mA I-test with  $I_{\text{DD}}$  current limit at 1000 mA for  $V_{\text{DD}}.$
  - Supply groups pass 1.5  $V_{ccmax}.$
  - RESET\_B pin was only tested with negative I-test due to product conditioning requirement.

### 3.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	6.0	V
I <sub>DD</sub>	Maximum current into V <sub>DD</sub>		120	mA
V <sub>IN</sub>	Input voltage except true open drain pins	-0.3	V <sub>DD</sub> + 0.3 <sup>1</sup>	V
	Input voltage of true open drain pins	-0.3	6	V
Ι <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V <sub>DDA</sub>	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

Table 1. Voltage and current operating ratings

1. Maximum rating of  $V_{\text{DD}}$  also applies to  $V_{\text{IN}}.$ 

## 4 General

# 4.1 Nonswitching electrical specifications

### 4.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Symbol		Descriptions		Min	Typical <sup>1</sup>	Max	Unit
_	Operating voltage		—	2.7	—	5.5	V
T <sub>ramp</sub> <sup>2</sup>	МС	CU supply ramp rate	85°C	_	—	85	V/ms
			105°C		—	70	1
			125°C	_	—	60	1
V <sub>OH</sub>	Output	All I/O pins, except PTA2	5 V, $I_{load} = -5 \text{ mA}$	V <sub>DD</sub> – 0.8	—	_	V
	high voltage	and PTA3, standard-drive strength	3 V, I <sub>load</sub> = -2.5 mA	V <sub>DD</sub> – 0.8	—	—	V
		High current drive pins,	5 V, $I_{load} = -20 \text{ mA}$	V <sub>DD</sub> – 0.8	—	—	V
		high-drive strength <sup>3</sup>	$3 \text{ V}, \text{ I}_{\text{load}} = -10 \text{ mA}$	V <sub>DD</sub> – 0.8	—	_	V
I <sub>OHT</sub>	Output	Max total I <sub>OH</sub> for all ports	5 V		—	-100	mA
	high current		3 V	_	—	-60	
V <sub>OL</sub>	Output	All I/O pins, standard-drive	5 V, I <sub>load</sub> = 5 mA		—	0.8	V
	low voltage	strength	3 V, I <sub>load</sub> = 2.5 mA	_	—	0.8	V
	Voltage	High current drive pins,	5 V, I <sub>load</sub> =20 mA		—	0.8	V
		high-drive strength <sup>3</sup>	3 V, I <sub>load</sub> = 10 mA		—	0.8	V
I <sub>OLT</sub>	Output	Max total $I_{OL}$ for all ports	5 V		—	100	mA
	low current		3 V	_	_	60	
V <sub>IH</sub>	Input high	All digital inputs	4.5≤V <sub>DD</sub> <5.5 V	$0.65 \times V_{DD}$	—	—	V
	voltage		2.7≤V <sub>DD</sub> <4.5 V	$0.70 \times V_{DD}$	—	_	
V <sub>IL</sub>	Input low voltage	All digital inputs	4.5≤V <sub>DD</sub> <5.5 V	—	_	$0.35 \times V_{DD}$	V
			2.7≤V <sub>DD</sub> <4.5 V	_	—	$0.30 \times V_{DD}$	
V <sub>hys</sub>	Input hysteresis	All digital inputs	_	$0.06 \times V_{DD}$	—	—	mV
ll <sub>In</sub> l	Input leakage current	Per pin (pins in high impedance input mode)	$V_{IN} = V_{DD} \text{ or } V_{SS}$		0.1	1	μA

#### Table 2. DC characteristics

Table continues on the next page ...

Symbol		Descriptions		Min	Typical <sup>1</sup>	Max	Unit
<sub>INTOT</sub>	Total leakage combined for all port pins	Pins in high impedance input mode	$V_{IN} = V_{DD}$ or $V_{SS}$	_	—	2	μA
R <sub>PU</sub>	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0	—	50.0	kΩ
R <sub>PU</sub> <sup>4</sup>	Pullup resistors	PTA2 and PTA3 pins		30.0	—	60.0	kΩ
I <sub>IC</sub>	DC	Single pin limit	$V_{\rm IN} < V_{\rm SS}, V_{\rm IN} > V_{\rm DD}$	-2	—	2	mA
	injection current <sup>5,</sup> 6, 7	Total MCU limit, includes sum of all stressed pins		-5	—	25	
C <sub>In</sub>	Input capacitance, all pins		—	—	—	7	pF
V <sub>RAM</sub>	RA	M retention voltage	_	2.0	—		V

 Table 2.
 DC characteristics (continued)

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
- 3. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 support high current output.
- 4. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 5. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>. PTA2 and PTA3 are true open drain I/O pins that are internally clamped to V<sub>SS</sub>.
- 6. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger value.
- 7. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is higher than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure that external V<sub>DD</sub> load will shunt current higher than maximum injection current when the MCU is not consuming power, such as when no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Symbol	Descr	iption	Min	Тур	Max	Unit
V <sub>POR</sub>	POR re-arr	n voltage <sup>1</sup>	1.5	1.75	2.0	V
V <sub>LVDH</sub>	Falling low-vo threshold—high 1)	range (LVDV =	4.2	4.3	4.4	V
V <sub>LVW1H</sub>	Falling low- voltage warning	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V <sub>LVW2H</sub>	threshold— high range	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V <sub>LVW3H</sub>		Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V <sub>LVW4H</sub>		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V <sub>HYSH</sub>	High range low-voltage detect/ warning hysteresis		_	100	-	mV

Table 3. LVD and POR specification

Table continues on the next page...

#### C9KEA64Sub-Family Data Sheet, Rev. 1, 01/2024

Symbol	Descr	iption	Min	Тур	Max	Unit
V <sub>LVDL</sub>		Falling low-voltage detect threshold—low range (LVDV = 0)		2.61	2.66	V
V <sub>LVW1L</sub>	Falling low- voltage warning	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V <sub>LVW2L</sub>	threshold—low range	Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V <sub>LVW3L</sub>		Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
V <sub>LVW4L</sub>		Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
V <sub>HYSDL</sub>	•	Low range low-voltage detect hysteresis		40	_	mV
V <sub>HYSWL</sub>	Low range low-voltage warning hysteresis		_	80	_	mV
V <sub>BG</sub>	Buffered band	lgap output <sup>3</sup>	1.14	1.16	1.18	V

Table 3. LVD and POR specification (continued)

- 1. Maximum is highest voltage that POR is guaranteed.
- 2. Rising thresholds are falling threshold + hysteresis.
- 3. voltage Factory trimmed at  $V_{DD}$  = 5.0 V, Temp = 125 °C




Figure 1. Typical  $V_{DD}$ - $V_{OH}$  Vs. I<sub>OH</sub> (standard drive strength) ( $V_{DD}$  = 5 V)






Figure 2. Typical  $V_{DD}$ - $V_{OH}$  Vs. I<sub>OH</sub> (standard drive strength) ( $V_{DD}$  = 3 V)




Figure 3. Typical  $V_{DD}$ - $V_{OH}$  Vs. I<sub>OH</sub> (high drive strength) ( $V_{DD}$  = 5 V)

Nonswitching electrical specifications




Figure 4. Typical  $V_{DD}$ - $V_{OH}$  Vs.  $I_{OH}$  (high drive strength) ( $V_{DD}$  = 3 V)




Figure 5. Typical V<sub>OL</sub> Vs.  $I_{OL}$  (standard drive strength) (V<sub>DD</sub> = 5 V)

```
Nonswitching electrical specifications
```




Figure 6. Typical V<sub>OL</sub> Vs. I<sub>OL</sub> (standard drive strength) (V<sub>DD</sub> = 3 V)




Figure 7. Typical V<sub>OL</sub> Vs.  $I_{OL}$  (high drive strength) (V<sub>DD</sub> = 5 V)




Figure 8. Typical V<sub>OL</sub> Vs. I<sub>OL</sub> (high drive strength) ( $V_{DD}$  = 3 V)

#### 4.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	6.7		mA	–40 to 125 °C
mode, all modules clocks enabled; run from flash		10 MHz		4.5	_		
		1 MHz		1.5	_		
		20 MHz	3	6.6			
		10 MHz		4.4			
		1 MHz		1.45	_		
Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	5.3	_	mA	–40 to 125 °C
mode, all modules clocks disabled; run from flash		10 MHz		3.7	_		
		1 MHz		1.5	—		
		20 MHz	3	5.3	_		
		10 MHz	]	3.7	_	1	
		1 MHz		1.4	—		

 Table 4.
 Supply current characteristics

Table continues on the next page ...

Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
Run supply current FBE	RI <sub>DD</sub>	20 MHz	5	9	14.8	mA	–40 to 125 °C
mode, all modules clocks enabled; run from RAM		10 MHz		5.2			
		1 MHz		1.45	_	1	
		20 MHz	3	8.8	11.8		
		10 MHz		5.1			
		1 MHz		1.4	_	1	
Run supply current FBE	RI <sub>DD</sub>	20 MHz	5	8	12.3	mA	–40 to 125 °C
mode, all modules clocks disabled; run from RAM		10 MHz		4.4	_	-	
uisableu, fuit from hAlvi		1 MHz		1.35	_	-	
		20 MHz	3	7.8	9.2		
		10 MHz		4.2	_		
		1 MHz		1.3	_	-	
Wait mode current FEI	WI <sub>DD</sub>	20 MHz	5	5.5	7	mA	–40 to 125 °C
mode, all modules clocks enabled		10 MHz		3.5	_		
enabled		1 MHz		1.4		1	
			20 MHz	3	5.4	6.9	
		10 MHz		3.4	_		
		1 MHz		1.4	_		
Stop mode supply current no	SI <sub>DD</sub>		5	2	145	μA	–40 to 125 °C
clocks active (except 1 kHz LPO clock) <sup>2</sup>		_	3	1.9	135		–40 to 125 °C
ADC adder to Stop	—	_	5	86 (64-pin	—	μA	–40 to 125 °C
ADLPC = 1				packages)			
ADLSMP = 1				42 (32-pin package)			
ADCO = 1			3	82 (64-pin	_		
MODE = 10B				packages)			
ADICLK = 11B				41 (32-pin package)			
ACMP adder to Stop		_	5	12	_	μA	–40 to 125 °C
			3	12	—	]	
LVD adder to stop <sup>3</sup>	_	_	5	128	_	μA	–40 to 125 °C
			3	124			

Table 4. Supply current characteristics (continued)

1. Data in Typical column was characterized at 5.0 V, 25  $^\circ C$  or is typical recommended value.

2. RTC adder causes  $I_{DD}$  to increase typically by less than 1  $\mu$ A; RTC clock source is 1 kHz LPO clock.

3. LVD is periodically woken up from Stop by 5% duty cycle. The period is equal to or less than 2 ms.

#### 4.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following NXP applications notes, available on **nxp.com** for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

### 4.2 Switching specifications

#### 4.2.1 Control timing

Num	Rating	I	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
1	System and core clock		f <sub>Sys</sub>	DC		40	MHz
2	Bus frequency $(t_{cyc} = 1/f_{Bus})$		f <sub>Bus</sub>	DC	_	20	MHz
3	Internal low power oscillator	frequency	f <sub>LPO</sub>	0.67	1.0	1.25	KHz
4	External reset pulse width <sup>2</sup>		t <sub>extrst</sub>	1.5 ×	—	_	ns
				t <sub>cyc</sub>			
5	Reset low drive		t <sub>rstdrv</sub>	$34 \times t_{cyc}$	—	_	ns
6	IRQ pulse width	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100	—	_	ns
		Synchronous path <sup>3</sup>	t <sub>IHIL</sub>	$1.5 \times t_{cyc}$		_	ns
7	Keyboard interrupt pulse	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100	_	_	ns
	width	Synchronous path	t <sub>IHIL</sub>	1.5 × t <sub>cyc</sub>	—	_	ns
8	Port rise and fall time -	—	t <sub>Rise</sub>	_	10.2	_	ns
	Normal drive strength (load = 50 pF) <sup>4</sup>		t <sub>Fall</sub>	-	9.5		ns
	Port rise and fall time - high	—	t <sub>Rise</sub>	_	5.4	_	ns
	drive strength (load = 50 pF) <sup>4</sup>		t <sub>Fall</sub>	-	4.6		ns

#### Table 5. Control timing

#### Switching specifications

- 1. Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a RESET pin request.
- 3. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 4. Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range -40 °C to 125 °C.




Figure 10. KBIPx timing

#### 4.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 6. FTM input timing

Function	Symbol	Min	Max	Unit
External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
External clock period	t <sub>TCLK</sub>	4	—	t <sub>cyc</sub>
External clock high time	t <sub>clkh</sub>	1.5	—	t <sub>cyc</sub>
External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>




Figure 11. Timer external clock




Figure 12. Timer input capture pulse

### 4.3 Thermal specifications

#### 4.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Board type	Symbol	Description	64 LQFP	32 LQFP	Unit	Notes
Single-layer (1S)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	71	86	°C/W	1, 2
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	53	57	°C/W	1, 3
Single-layer (1S)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	59	72	°C/W	1, 3
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	46	51	°C/W	1, 3
_	R <sub>θJB</sub>	Thermal resistance, junction to board	35	33	°C/W	4
—	R <sub>θJC</sub>	Thermal resistance, junction to case	20	24	°C/W	5
	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	5	6	°C/W	6

Table 7. Thermal attributes

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.

#### C9KEA64Sub-Family Data Sheet, Rev. 1, 01/2024

- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature  $(T_J)$  in °C can be obtained from:

 $T_{J} = T_{A} + (P_{D} \times \theta_{JA})$ 

Where:

 $T_A$  = Ambient temperature, °C

 $\theta_{IA}$  = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$ 

 $P_{int} = I_{DD} \times V_{DD}$ , Watts - chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins - user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

 $P_{\rm D} = \mathrm{K} \div (\mathrm{T}_{\mathrm{J}} + 273 \ ^{\circ}\mathrm{C})$ 

Solving the equations above for K gives:

$$\mathbf{K} = \mathbf{P}_{\mathrm{D}} \times (\mathbf{T}_{\mathrm{A}} + 273 \text{ }^{\circ}\text{C}) + \mathbf{\theta}_{\mathrm{JA}} \times (\mathbf{P}_{\mathrm{D}})^{2}$$

where K is a constant pertaining to the particular part. K can be determined by measuring  $P_D$  (at equilibrium) for an known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving the above equations iteratively for any value of  $T_A$ .

### 5 Peripheral operating requirements and behaviors

#### 5.1 Core modules

#### 5.1.1 SWD electricals

Table 8. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	5.5	V
J1	SWD_CLK frequency of operation			

Table continues on the next page ...

#### C9KEA64Sub-Family Data Sheet, Rev. 1, 01/2024

Symbol	Description	Min.	Max.	Unit
	Serial wire debug	0	20	MHz
J2	SWD_CLK cycle period	1/J1	_	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times		3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	—	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	3	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	35	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns

Table 8. SWD full voltage range electricals (continued)





Figure 13. Serial wire clock input timing





# 5.2 External oscillator (OSC) and ICS characteristics

#### Table 9. OSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	0	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	Crystal or	Low range (RANGE = 0)	f <sub>lo</sub>	31.25	32.768	39.0625	kHz
	resonator frequency	High range (RANGE = 1)	f <sub>hi</sub>	4	_	20	MHz
2	L	oad capacitors	C1, C2		See Note <sup>2</sup>		
3	Feedback resistor	Low Frequency, Low-Power Mode <sup>3</sup>	R <sub>F</sub>	—	_	_	MΩ
		Low Frequency, High-Gain Mode		_	10		MΩ
		High Frequency, Low-Power Mode	-	—	1	_	MΩ
		High Frequency, High-Gain Mode	-	_	1	_	MΩ
4	Series resistor -	Low-Power Mode <sup>3</sup>	R <sub>S</sub>	_	0	_	kΩ
	Low Frequency	High-Gain Mode		_	200	_	kΩ
5	Series resistor - High Frequency	Low-Power Mode <sup>3</sup>	R <sub>S</sub>	_	0	_	kΩ
	Series resistor -	4 MHz		_	0	_	kΩ
	High Frequency, High-Gain Mode	8 MHz		_	0	_	kΩ
	High-Gain Mode	16 MHz		_	0	_	kΩ
6	Crystal start-up	Low range, low power	t <sub>CSTL</sub>	_	1000	_	ms
	time low range = 32.768 kHz	Low range, high gain		_	800	_	ms
	crystal; High	High range, low power	t <sub>CSTH</sub>	_	3	_	ms
	range = 20 MHz crystal <sup>4,5</sup>	High range, high gain	-	—	1.5	—	ms
7	Internal r	eference start-up time	t <sub>IRST</sub>	—	20	50	μs
8	Internal reference	ce clock (IRC) frequency trim range	f <sub>int_t</sub>	31.25	—	39.0625	kHz
9	Internal reference clock frequency, factory trimmed <sup>,</sup>	T = 125 °C, V <sub>DD</sub> = 5 V	f <sub>int_ft</sub>	_	31.25	_	kHz
10	DCO output frequency range	FLL reference = fint_t, flo, or fhi/RDIV	f <sub>dco</sub>	_			MHz
11	Factory trimmed internal oscillator accuracy	T = 125 °C, V <sub>DD</sub> = 5 V	$\Delta f_{int_{ft}}$	-0.8	_	0.8	%
12	Deviation of IRC over temperature when trimmed at $T = 25 \degree$ C, $V_{DD} =$ 5 V	Over temperature range from -40 °C to 125°C	∆f <sub>int_t</sub>	-1	-	0.8	%

Table continues on the next page...

# Table 9. OSC and ICS specifications (temperature range = -40 to 125 °C ambient) (continued)

Num	0	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
13	Frequency accuracy of DCO output using factory trim value		$\Delta f_{dco_{ft}}$	-2.3	_	0.8	%
14	FLL	acquisition time <sup>4,6</sup>	t <sub>Acquire</sub>	_	_	2	ms
15	Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>7</sup>		C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 4. This parameter is characterized and not tested on each device.
- 5. Proper PC board layout procedures must be followed to achieve specifications.
- This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 15. Typical crystal or resonator circuit

### 5.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
Supply voltage for program/erase –40 °C to 125 °C	V <sub>prog/erase</sub>	2.7	_	5.5	V
Supply voltage for read operation	V <sub>Read</sub>	2.7	—	5.5	V
NVM Bus frequency	f <sub>NVMBUS</sub>	1	—	20	MHz
NVM Operating frequency	f <sub>NVMOP</sub>	0.8	1	1.05	MHz
Erase Verify All Blocks	t <sub>VFYALL</sub>	_	—	2605	t <sub>cyc</sub>
Erase Verify Flash Block	t <sub>RD1BLK</sub>	—	—	2579	t <sub>cyc</sub>
Erase Verify EEPROM Block	t <sub>RD1BLK</sub>	_	—	810	t <sub>cyc</sub>
Erase Verify Flash Section	t <sub>RD1SEC</sub>	_	—	485	t <sub>cyc</sub>
Erase Verify EEPROM Section	t <sub>DRD1SEC</sub>	—	—	555	t <sub>cyc</sub>
Read Once	t <sub>RDONCE</sub>	_	—	464	t <sub>cyc</sub>
Program Flash (2 word)	t <sub>PGM2</sub>	0.12	0.13	0.31	ms
Program Flash (4 word)	t <sub>PGM4</sub>	0.21	0.21	0.49	ms
Program Once	t <sub>PGMONCE</sub>	0.20	0.21	0.21	ms
Program EEPROM (1 Byte)	t <sub>DPGM1</sub>	0.10	0.10	0.27	ms
Program EEPROM (2 Byte)	t <sub>DPGM2</sub>	0.17	0.18	0.43	ms
Program EEPROM (3 Byte)	t <sub>DPGM3</sub>	0.25	0.26	0.60	ms
Program EEPROM (4 Byte)	t <sub>DPGM4</sub>	0.32	0.33	0.77	ms
Erase All Blocks	t <sub>ERSALL</sub>	95.42	100.18	100.30	ms
Erase Flash Block	t <sub>ERSBLK</sub>	95.42	100.18	100.30	ms
Erase Flash Sector	t <sub>ERSPG</sub>	19.10	20.05	20.09	ms
Erase EEPROM Sector	t <sub>DERSPG</sub>	4.81	5.05	20.57	ms
Unsecure Flash	t <sub>UNSECU</sub>	95.42	100.19	100.31	ms
Verify Backdoor Access Key	t <sub>VFYKEY</sub>	_	—	482	t <sub>cyc</sub>
Set User Margin Level	t <sub>MLOADU</sub>	_	—	415	t <sub>cyc</sub>
FLASH Program/erase endurance $T_L$ to $T_H$ = -40 °C to 125 °C	N <sub>FLPE</sub>	10 k	100 k		Cycles
EEPROM Program/erase endurance TL to TH = -40 °C to 125 °C	n <sub>FLPE</sub>	50 k	500 k		Cycles
Data retention at an average junction temperature of T <sub>Javg</sub> = 85°C after up to 10,000 program/erase cycles	t <sub>D_ret</sub>	15	100	_	years

Table 10. Flash and EEPROM characteristics

1. Minimum times are based on maximum  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$ 

- 2. Typical times are based on typical  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$
- 3. Maximum times are based on typical  $f_{NVMOP}$  and typical  $f_{NVMBUS}$  plus aging
- 4.  $t_{cyc} = 1 / f_{NVMBUS}$

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

### 5.4 Analog

#### 5.4.1 ADC characteristics

Characteri stic	Conditions	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply	Absolute	V <sub>DDA</sub>	2.7	—	5.5	V	—
voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDA</sub> )	$\Delta V_{DDA}$	-100	0	+100	mV	—
Ground voltage	Delta to $V_{SS}$ ( $V_{SS}$ - $V_{SSA}$ )	ΔV <sub>SSA</sub>	-100	0	+100	mV	-
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	-
Input capacitance		C <sub>ADIN</sub>	—	4.5	5.5	pF	-
Input resistance		R <sub>ADIN</sub>	—	3	5	kΩ	-
Analog source	<ul> <li>12-bit mode</li> <li>f<sub>ADCK</sub> &gt; 4 MHz</li> </ul>	R <sub>AS</sub>	_	_	2	kΩ	External to MCU
resistance	• f <sub>ADCK</sub> < 4 MHz		_	—	5		
	<ul> <li>10-bit mode</li> <li>f<sub>ADCK</sub> &gt; 4 MHz</li> </ul>		—	_	5		
	• f <sub>ADCK</sub> < 4 MHz		—	_	10		
	8-bit mode		—	—	10		
	(all valid f <sub>ADCK</sub> )						
ADC	High speed (ADLPC=0)	f <sub>ADCK</sub>	0.4	_	8.0	MHz	—
conversion clock frequency	Low power (ADLPC=1)		0.4	—	4.0		

Table 11. 5 V 12-bit ADC operating conditions

1. Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK}=1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.




Figure 16. ADC input impedance equivalency diagram

Characteristic	Conditions	Symbol	Min	Typ <sup>1</sup>	Max	Unit
Supply current		I <sub>DDA</sub>	_	133	_	μA
ADLPC = 1						
ADLSMP = 1						
ADCO = 1						
Supply current		I <sub>DDA</sub>	_	218	_	μA
ADLPC = 1						
ADLSMP = 0						
ADCO = 1						
Supply current		I <sub>DDA</sub>	—	327	_	μA
ADLPC = 0						
ADLSMP = 1						
ADCO = 1						
Supply current		I <sub>DDA</sub>	—	582	990	μA
ADLPC = 0						
ADLSMP = 0						
ADCO = 1						
Supply current	Stop, reset, module off	I <sub>DDA</sub>	_	0.011	1	μΑ
ADC asynchronous clock source	High speed (ADLPC = 0)	f <sub>ADACK</sub>	2	3.3	5	MHz

Table continues on the next page...

Characteristic	Conditions	Symbol	Min	Typ <sup>1</sup>	Max	Unit
	Low power (ADLPC = 1)		1.25	2	3.3	
Conversion time (including sample time)	Short sample (ADLSMP = 0)	t <sub>ADC</sub>	_	20	_	ADCK cycles
	Long sample (ADLSMP = 1)		_	40	_	
Sample time	Short sample (ADLSMP = 0)	t <sub>ADS</sub>	_	3.5	—	ADCK cycles
	Long sample (ADLSMP = 1)		—	23.5	—	
Total unadjusted Error <sup>2</sup>	12-bit mode	E <sub>TUE</sub>	_	±5.0	_	LSB <sup>3</sup>
	10-bit mode		—	±1.5	±2.0	-
	8-bit mode		_	±0.7	±1.0	
Differential Non-	12-bit mode	DNL	_	±1.0	_	LSB <sup>3</sup>
Liniarity	10-bit mode <sup>4</sup>		_	±0.25	±0.5	
	8-bit mode <sup>4</sup>		_	±0.15	±0.25	
Integral Non-Linearity	12-bit mode	INL	_	±1.0	_	LSB <sup>3</sup>
	10-bit mode		_	±0.3	±0.5	
	8-bit mode		_	±0.15	±0.25	
Zero-scale error <sup>5</sup>	12-bit mode	E <sub>ZS</sub>	_	±2.0	_	LSB <sup>3</sup>
	10-bit mode		_	±0.25	±1.0	
	8-bit mode		_	±0.65	±1.0	
Full-scale error <sup>6</sup>	12-bit mode	E <sub>FS</sub>	_	±2.5	_	LSB <sup>3</sup>
	10-bit mode		_	±0.5	±1.0	
	8-bit mode		_	±0.5	±1.0	
Quantization error	≤12 bit modes	Eq		—	±0.5	LSB <sup>3</sup>
Input leakage error <sup>7</sup>	all modes	EIL		I <sub>In</sub> x R <sub>AS</sub>		mV
Temp sensor slope	-40 °C–25 °C	m	—	3.266	_	mV/°C
	25 °C–125 °C			3.638	_	
Temp sensor voltage	25 °C	V <sub>TEMP25</sub>	—	1.396	—	V

Table 12.	12-bit ADC characteristics	$(V_{REFH} = V_D$	$D_{DA}, V_{REFL} = V_{S}$	<sub>SSA</sub> ) (continued)
-----------	----------------------------	-------------------	----------------------------	------------------------------

1. Typical values assume  $V_{DDA}$  = 5.0 V, Temp = 25 °C,  $f_{ADCK}$ =1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

2. Includes quantization

- 1 LSB = (V<sub>REFH</sub> V<sub>REFL</sub>)/2<sup>N</sup>
   Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 5.  $V_{ADIN} = V_{SSA}$
- 6.  $V_{ADIN} = V_{DDA}$
- 7. I<sub>In</sub> = leakage current (refer to DC characteristics)

5.4.2	Analog comparator (ACMP) electricals
	Table 13.         Comparator electrical specifications

Characteristic	Symbol	Min	Typical	Max	Unit
Supply voltage	V <sub>DDA</sub>	2.7	—	5.5	V
Supply current (Operation mode)	I <sub>DDA</sub>	—	10	20	μA
Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> - 0.3	—	V <sub>DDA</sub>	V
Analog input offset voltage	V <sub>AIO</sub>	_	—	40	mV
Analog comparator hysteresis (HYST=0)	V <sub>H</sub>	—	15	20	mV
Analog comparator hysteresis (HYST=1)	V <sub>H</sub>	—	20	30	mV
Supply current (Off mode)	IDDAOFF	—	60	—	nA
Propagation Delay	t <sub>D</sub>	—	0.4	1	μs

### 5.5 Communication interfaces

#### 5.5.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$ , unless noted, and 25 pF load on all SPI pins. All timing assumes slew rate control is disabled and high-drive strength is enabled for SPI output pins.


Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	f <sub>Bus</sub> /2048	f <sub>Bus</sub> /2	Hz	f <sub>Bus</sub> is the bus clock
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>Bus</sub>	2048 x t <sub>Bus</sub>	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1/2	—	t <sub>SPSCK</sub>	—
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	—
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> – 30	1024 x t <sub>Bus</sub>	ns	—
6	t <sub>SU</sub>	Data setup time (inputs)	8	—	ns	—
7	t <sub>HI</sub>	Data hold time (inputs)	8	—	ns	—
8	t <sub>v</sub>	Data valid (after SPSCK edge)		25	ns	—
9	t <sub>HO</sub>	Data hold time (outputs)	20		ns	—

Table 14. SPI master mode timing

Table continues on the next page...


Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
10	t <sub>RI</sub>	Rise time input	—	t <sub>Bus</sub> – 25	ns	—
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	—	25	ns	—
	t <sub>FO</sub>	Fall time output				

Table 14. SPI master mode timing (continued)



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.



#### Figure 17. SPI master mode timing (CPHA=0)

1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

#### Figure 18. SPI master mode timing (CPHA=1)

#### C9KEA64Sub-Family Data Sheet, Rev. 1, 01/2024

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	0	f <sub>Bus</sub> /4	Hz	f <sub>Bus</sub> is the bus clock as defined in Control timing.
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>Bus</sub>	—	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1	—	t <sub>Bus</sub>	—
4	t <sub>Lag</sub>	Enable lag time	1	—	t <sub>Bus</sub>	—
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	—	ns	—
6	t <sub>SU</sub>	Data setup time (inputs)	15	—	ns	—
7	t <sub>HI</sub>	Data hold time (inputs)	25	—	ns	—
8	t <sub>a</sub>	Slave access time	—	t <sub>Bus</sub>	ns	Time to data active from high-impedance state
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>Bus</sub>	ns	Hold time to high- impedance state
10	t <sub>v</sub>	Data valid (after SPSCK edge)		25	ns	—
11	t <sub>HO</sub>	Data hold time (outputs)	0	—	ns	—
12	t <sub>RI</sub>	Rise time input	_	t <sub>Bus</sub> - 25	ns	—
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25	ns	—
	t <sub>FO</sub>	Fall time output				






Figure 19. SPI slave mode timing (CPHA = 0)






Figure 20. SPI slave mode timing (CPHA=1)

# 6 Dimensions

### 6.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to **nxp.com** and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin LQFP	98ASH70029A
64-pin LQFP	98ASS23234W

# 7 Pinout

### 7.1 Signal multiplexing and pin assignments

For the pin muxing details see section Signal Multiplexing and Signal Descriptions of KEA64 Reference Manual.

# 8 Revision History

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
Rev. 1	1 January 2024	Initial Release

#### Table 16. Internal Revision History

#### Legal information

#### Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

#### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

#### Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

AMBA, Arm, Arm7, Arm7TDNI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile — are trademarks and/or registered trademarks of Arm Limited (or its subsidiaries or affiliates) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2024.

All rights reserved.

For more information, please visit: http://www.nxp.com