UM12541

FRDM-A-S32K358 development board

Rev. 1.0 — 8 June 2026 **User manual**

Document information

Information	Content
Keywords	FRDM-A-S32K358, S32K3, S32K358, S32K3 Family, FRDM, Hardware development board, MCU board, MCU
Abstract	The NXP FRDM-A-S32K358 is a versatile development board designed for safety-critical and automotive applications. It integrates dual lockstep Cortex-M7 cores and another single Cortex-M7 operating at 240 MHz, 8 MB Flash, ASIL-D safety hardware, an HSE B security engine, and OTA support, enabling advanced data analysis, diagnostics, motor control, and rapid prototyping.

1 Introduction

The NXP FRDM-A-S32K358 features dual Cortex-M7 cores configured in Lockstep mode and a single Cortex-M7 running at 240 MHz, ASIL-D safety hardware, 8 MB Flash, HSE B security engine, OTA support, advanced connectivity, FPU, and low-power. It includes the NXP SBC FS26, which provides +5.0 V and +3.3 V power rails for safety-critical applications. The FRDM-A-S32K358 integrates the NXP PTN5110 USB Power Delivery (PD) PHY, enabling high-voltage, high-current power, and data through a single USB Type-C® port.

The FRDM-A-S32K358 is equipped with an integrated OpenSDA debug with the onboard K26 MCU and the USB-Type C port, which supports multiple debug interfaces, including a 20-pin JTAG connector for external tools and convenient connectivity.

Additional features include two push buttons, a potentiometer, two RGB LEDs, a 64 MB Hyper-RAM memory, and access to selected MCU I/O pins for prototyping.

The inclusion of Ethernet 100BASE/T with the RJ45 connector, the CAN FD (5 Mbit/s) and LIN (2.1/SAE J2602) physical layers, powered by the TJA1043 and TJA1425 transceivers, ensures reliable communication for automotive and industrial applications. The automotive-grade sensor that is on board, NXP automotive accelerometer FXLS8961, and the NXP automotive temp sensor P3T1750, provide real-time environmental feedback.

2 Block diagram



Figure 1. FRDM-A-S32K358 - block diagram

3 Board features

- NXP SBC FS26
- USB-Type C port
- OpenSDA debug with the onboard K26 MCU
- One 20-pin JTAG connector
- Two push buttons
- One potentiometer
- Two RGB LED
- One 64 MB HyperRAM memory
- One SD card connector

4 Default configuration

Table 1. FRDM-A-S32K358 - Default configuration

Interface	FRDM-A-S32K358	Reference / Signal	Default configuration	Description / Comment
MCU	●	U2	S32K358 MCU	S32K358 Arm Cortex-M7, 240 MHz, 8 MB flash, CAN FD, HSE B security, 289 MAPBGA
Supply peripheral jumpers	●	JP4	1 - 2	Selects the peripherals input supply.
	●	JP5	1 - 2	
MCU power supply	●	VDD_HV_A	+3.3 V	The reference voltage of +3.3 V is supplied by the FS26 LDO1 regulator and routed to the VDD_HV_A power domain of the S32K358. 5 V can be supplied on VDD_HV_A with R806 (FS26_VTRK1)
	●	VDD_HV_B	+3.3 V	The reference voltage of +3.3 V is supplied by the FS26 LDO2 regulator and routed to the VDD_HV_B power domain of the S32K358.
	●	V15	+1.5 V	The reference voltage of +1.5 V is supplied by the FS26 VCORE regulator and routed to the V15 core power domain of the S32K358. (Optionally, the V15 rail can be powered through an external transistor controlled by the S32K358. To enable this configuration, transistor Q5 and circuitry must be populatedand solder jumper SJ4 must be properly routed).
	●	V11	+1.1 V	Core logic supply internally generated.
On-board Debug open SDA	●	J11	Enabled	The USB-C connector is configured by default as the primary interface for debugging.
	●	JP11	1 - 2	JP11 is routed as default enabling the OpenSDA voltage.
	●	PTA15 – LPUART6_RX	Enabled	For PC serial communication.
		PTA16 – LPUART6_ TX	Enabled	
JTAG	●	J9	Disabled	The JTAG interface of the S32K358 microcontroller is accessible via a 20-pin Cortex Debug + ETM connector. To enable this interface, jumper JP11 (OpenSDA voltage) must be removed.
USB-C power delivery	●	J11	Enabled	By default, the USB-C connector is configured as the primary interface for USB Power Delivery. The included cable (or any USB-C cable that supports Power Delivery) can be used to power the board.
	●	SW5	1 - 2	If the power source connected to the board supports USB-C communication, switch SW5 turns the board on or off based on the connection or disconnection of the CC lines. By default the board is off.
	●	VBUS_IN	+5.0 V	By default, the voltage on the VBUS_IN line is +5.0 V. To request a higher voltage via USB Power Delivery, a valid voltage negotiation must be initiated through the I²C interface with the PTN5110 controller. The board

Table 1. FRDM-A-S32K358 - Default configuration...*continued*

Interface	FRDM-A-S32K358	Reference / Signal	Default configuration	Description / Comment
				supports up to 20 V (with 9 V, 12 V or 15 V recommended for typical operation).
	●	PTC7 – LPI2C_SCL	Enabled	PTC7 LPI2C SCL is routed by default to the PTN5110 and NX20P3483.
		PTC6 – LPI2C_SDA	Enabled	PTC6 LPI2C SDA is routed by default to the PTN5110 and NX20P3483.
Ethernet	●	U14	Enabled	By default, the Ethernet interface is routed in RMII mode to the KSZ8091RNDIA 100BASE-T Ethernet PHY, which is connected to the RJ45 connector (J7).
QUAD LIN interface	●	J14	J14-2 LIN1	Configured by LPUART9, voltage levels are limited to VSUP voltage. (Typical 11.5 V when 5 V is on VBAT).
			J14-3 LIN2	Configured by LPUART12 voltage levels are limited to VSUP voltage. (Typical 11.5 V when 5 V is on VBAT).
			J14-4 LIN3	Configured by LPUART4 voltage levels are limited to VSUP voltage. (Typical 11.5 V when 5 V is on VBAT).
			J14-5 LIN4	Configured by LPUART8 voltage levels are limited to VSUP voltage. (Typical 11.5 V when 5 V is on VBAT).
CAN interface	●	J15	J15-1 – CANH	The S32K358 is connected to a TJA1043 CAN transceiver via the CAN0_RX and CAN0_TX signal lines. Voltage levels are limited to VSUP voltage. (Typical 11.5 V when 5 V is on VBAT).
			J15-2 – CANL	
User RGB LED	●	D16	PTG29	Red [Active High]
			PTG30	Green [Active High]
			PTG31	Blue [Active High]
		D22	PTF21	Red [Active High]
			PTF22	Green [Active High]
			PTF23	Blue [Active High]
User push button	●	SW3	PTH3	With WKUP15
	●	SW2	PTH1	With WKUP0
	●	SW3	DNP PTC31	With WKUP49
ADC potentiometer	●	R370	PTA17	With ADC2_S19
	●	R370	DNP PTC23	With ADC2_S23
HyperRAM memory	●	U27	Enabled	ISSI IS66WVH8M8FBLLPSRAM (Pseudo SRAM) Memory IC 64Mbit HyperBus 166 MHz 24-TFBGA.
SD Card Connector	●	J16	Enabled	The S32K358 is connected to an SD Card Connector with the uSDCH lines.
Acceleration sensor	●	FXLS8961AF	Enabled	±2 g/±4 g/±8 g/±16 g, Low-power 12-bit digital accelerometer. With ultra-low power wake up on motion. AEC-Q100. PTC7, PTC6 I^2C lines are routed by default.
Temperature sensor	●	P3T1750	Enabled	Temperature-to-digital 12-Bit converter from -40 °C to +125 °C range. 1 °C accuracy, digital temperature sensor. AEC-Q900. PTC7, PTC6 I^2C lines are routed by default.

Table 1. FRDM-A-S32K358 - Default configuration*...continued*

Interface	FRDM-A-S32K358	Reference / Signal	Default configuration	Description / Comment
ARDUINO Headers	●	-	-	This board incorporates compatibility with ARDUINO UNO, DEVKIT-MOTORGD and DEVKIT-COMM boards. Consult the schematic for more details in the routed pins.

5 Power supply

5.1 Supply options

The FRDM-A-S32K358 is a rapid prototyping board based on the S32K3X8EVB-Q289. As it is not intended for final production use, the board includes a primary power supply option via USB PD, connected to the FS26 SBC. Details of this configuration are provided in Table 2.

Table 2. VBAT Supply

Mode	Max voltage/ Current supported	Description
Power delivery with USB-C connector	Typical Input: **+5 V/3 A** Maximum supported: Up to **+20 V/3 A** ***Note:*** *Actual current depends on the capabilities of the connected USB-C power source.*	By default, the FRDM-A-S32K358 is powered via the J11 USB-C connector. It is recommended to use the USB-C cable included in the box, or any cable that supports USB Power Delivery (PD), to ensure full functionality of the board. Using a noncompliant cable may result in limited current supply and reduced performance. To power the board properly, a USB-C PD compatible power source is required, such as a USB-C PD charger or a laptop with PD support. While most modern laptops support USB PD verify your device's capabilities before use. The FRDM-A-S32K358 supports input voltages up to 20 V. However, based on FS26 SBC recommendations, it is ideal to operate within 9 V, 12 V, or 15 V ranges with at least 1 A. Achieving these voltages and current requires proper negotiation between the USB PD source and the PD PHY (PTN5110). For guidance on implementing this negotiation with the S32K358, consult your local NXP FAE or the code available in the NXP Application code Hub website. The FS26 manages power regulation by converting the VBAT input into stable voltage rails required by the S32K358's power domains.
		Note: *If a USB-A to USB-C cable is used to power the board, the integrated switch will not power off the board due to the lack of the cable control lines for power delivery. Always use the cable provided.*
		The second power supply method for the FRDM-A-S32K358 involves connecting an external +12 V/2 A power source to the barrel jack connector (J10).
Normal operation with barrel connector	**+12 V/2 A**	This option is disabled by default and requires manual soldering of the following components to enable it: **J10** – Barrel connector **C1, C9** – Input capacitors **D1** – Protection diode
		Once these components are populated, the board can be powered through J10 as an alternative to USB-C power delivery.

Table 3. Supply connectors

Supply connector	Reference	Description
	J11	**CONN RCP USB2.0 Typ C 24P SMD** (USB-Type C) USB 2.0 Receptacle Connector 24 Position Surface Mount, Right Angle; Through Hole

Table 3. Supply connectors*...continued*

Supply connector	Reference	Description
	J10	**2.1mm DI 5.5mm DE Barrel Connector** This connector should be used to connect the supplied wall-plug mains adapter. ***Note:*** *If a replacement or alternative adapter is used, care must be taken to ensure the 2.1mm plug uses the correct polarization as shown*

5.2 Start up sequence

Table 4. FRDM-A-S32K358 - Supply board method

Step sequence	Description
A)	Connect the USB-C cable to the J11 connector to power the board.
B)	To power-on the board, change the default position of switch SW5 to the 2–3 setting.
C)	Verify that all power indicator LEDs on the board are illuminated.

5.3 Test points

Due to the presence of USB PD, multiple input voltages can be supplied to the FS26 SBC. Regardless of the input voltage, the FS26 provides regulated and stable output voltages required by the power domains of the S32K358 board.

When the board is initially powered through the USB-C connector at +5.0 V, the FS26 activates its internal boost converter to raise the voltage to +11.5 V. This boosted voltage is necessary to ensure proper operation of the LIN and CAN transceivers, even when the board is powered with only 5 V via J11.

If the board is supplied with a voltage higher than +11.5 V, achieved through successful USB PD negotiation, the FS26 automatically bypasses the boost converter and directly uses the input voltage (VBAT). In this case, the recommended input voltages are 9 V, 12 V, or 15 V, which align with FS26 specifications and ensure optimal performance.

For voltage monitoring, the board includes several test pads that allow users to measure main voltage rails. These are listed in Table 5.

Table 5. Through hole pads for measure voltages

THPreference	Signal	Expected voltage	Description
TP122	FS26_VLDO1	+3.3 V	Output voltage from LDO1, with a maximum current limit of 400 mA.
TP123	FS26_VLDO2	+3.3 V	Output voltage from LDO2, with a maximum current limit of 400 mA.
TP119	FS26_VCORE	+1.5 V	Output voltage from VCORE.
TP120	FS26_TRK1	+5.0 V	Output voltage from voltage tracker 1, with a maximum current limit of 400 mA.
TP129	VBATP_SW	+5.0 V	When no voltage negotiation occurs via USB PD.
TP128	VSUP	+11.5 V	Output voltage from FS26 boost.
TP125	VDD_HV_A	+3.3 V	This voltage domain powers the VDD_HV_ A domain of the S32 K358. It is supplied by the fixed output of LDO1 from the FS26 SBC.

Table 5. Through hole pads for measure voltages...*continued*

THPreference	Signal	Expected voltage	Description
TP126	VDD_HV_B	+3.3 V	This voltage domain powers the VDD_HV_ B domain of the S32 K358. It is supplied by the fixed output of LDO2 from the FS26 SBC.
TP17	V15	+1.5 V	This voltage domain powers the V15 domain of the S32K358. It is supplied by the fixed output of VCORE from the FS26 SBC.
TPH3	GND	-	Ground reference of the board

5.3.1 FS26 supply

All voltage and current regulation on the FRDM-A-S32K358 is managed by the FS26, an Automotive-grade System Basis Chip (SBC) designed to support ASIL-D safety requirements in systems built around the S32K358 microcontroller.

The FS26 features multiple power supply rails and offers flexibility to work with various microcontrollers targeting automotive electrification applications. Typical use cases include powertrain, chassis control, safety systems, and low-end gateway modules.

The FS26 includes two LDO outputs, allowing the S32K358 to be powered at either 3.3 V or 5.0 V. The output voltage is configured via the SBC's OTP settings and determined by the resistor populated on the board.

Each LDO can supply up to 400 mA of current, which is sufficient for the connected interfaces and components on the board.

Table 6. FRDM-A-S32K358 - Voltage selector for VDD_HV_x

Voltage domain	Voltage	Refrence	Comments
VDD_HV_A	3.3 V (Default)	R528	Enable as DEFAULT
	5 V	R529	-
VDD_HV_B	3.3 V (Default)	R531	Enable as DEFAULT

Communication between the S32K358 microcontroller and the FS26 is established through dedicated data lines, which are detailed in Table 7.

Table 7. Communication Signals Between S32K358 and FS26

S32K358 Pin	FS26 Pin	IO Function	Description/Comment
PTC9	MISO	LPSPI0_SIN	-
PTB1	MOSI	LPSPI0_SOUT	-
PTC8	SCLK	LPSPI0_SCK	-
PTB0	CSB	LPSPI0_PCS0	-
RESET_B	WAKE2	RESET_B	For wake-up MCU and SBC from standby to run.
PTE26	GPIO2	GPIO154	-
PTD4	AMUX	ADC0_S19	Through a 220-ohm resistor
PTE18	INTB	GPIO146	-
PTD23	FS0B	GPIO119	-
PTD24	FS1B	GPIO120	-

Table 7. Communication Signals Between S32K358 and FS26*...continued*

S32K358 Pin	FS26 Pin	IO Function	Description/Comment
PTE15	FCCU1	FCCU_ERR0	-
PTE16	FCCU2	FCCU_ERR1	-

By default, the FS26 SBC operates in Debug mode. To switch to normal operation, which enables the internal watchdog and other safety-related features, hardware modifications are required.

Table 8. FRDM-A-S32K358 - FS26 mode operation

FS26 mode operation	Reference	Comments
Debug mode	R43	Enable as DEFAULT
Normal mode	R42	-

Specifically, resistor R43 is populated by default to keep the FS26 in Debug mode. To enable normal mode, R43 must be removed and R42 must be populated instead.

5.3.2 VDD_HV_A

This voltage domain supplies the main I/O and analog power rail (VDD_HV_A) of the S32K358 microcontroller. In this configuration, the MCU is powered by the 3.3 V output from LDO1 of the FS26 SBC. This domain also can be supplied with 5 V populating R528 and making DNP R529.

As a best practice, each voltage pin on the MCU should be paired with a dedicated decoupling capacitor. All decoupling capacitors must be connected to the same voltage reference and placed as close as possible to their corresponding voltage pins to minimize noise and ensure stable operation. Recommended capacitance values are provided in the S32K3 hardware design guidelines.

In addition to decoupling capacitors, a bulk capacitor is recommended to enhance voltage stability and improve robustness of the MCU power supply.

5.3.3 VDD_HV_B

This voltage domain powers the fast I/O rail (VDD_HV_B) of the S32K358 microcontroller. In this configuration, the MCU receives 3.3 V from the LDO2 output of the FS26 SBC.

5.3.4 VREFH

The VREFH reference voltage of the S32K358 microcontroller is directly connected to the VDD_HV_A_MCU power domain. Refer to the schematic for more details.

5.3.5 V15

The V15 reference voltage (+1.5 V) is supplied by default through the FS26 VCORE output, simplifying the board's routing. However, the S32K358 microcontroller also supports generating V15 using an external NPN ballast transistor.

The FRDM-A-S32K358 provides the option to implement this external V15 generation method. Refer to the schematic for more the configuration using the V15 selector (SJ4).

To enable external V15 generation, the following components must be populated:

- Q5 – NPN ballast transistor
- C62, C63, C64 – Filtering capacitors
- R47 – Base resistor

- Solder SJ4 in 1-3 position

6 Programming and Debug Interface

6.1 Reset switch and LED indicator

The reset switch (SW4) allows manual activation of the reset signal. When pressed, the S32K358 microcontroller asserts the reset line, which resets all connected peripherals on the board.

During this operation, the reset indicator LED (D17) remains illuminated, signaling that the MCU is in the reset state.

6.2 Joint test action group (JTAG)

The FRDM-A-S32K358 includes JTAG connectors that allow programming and debugging of the microcontroller using a PEmicro multilink Universal FX debug probe. This tool enables users to control the target's execution, read and write registers and memory, and debug code directly on the processor.

The debug probe acts as a bridge between the USB host and the embedded target processor, facilitating serial and debug communication for development and testing purposes. Refer to the schematic for more details.

Table 9. FRDM-A-S32K358 - Programming and Debug Connectors

<table>
<tr><th colspan="2">Connector</th><th>Reference/ Component</th><th colspan="3">Description</th></tr>
<tr><td rowspan="8">20-Pin Cortex Debug + ETM Connector</td><td rowspan="8">  </td><td rowspan="8">J9</td><td colspan="3">This small 20-pin (0.05") connector provides access to SWD, SWV, JTAG, and ETM (4-bit) signals available on a Cortex-M3/M4/M7 device. A 20-pin header (Samtec FTSH-110-01) is specified with dimensions: 0.50" x 0.188" (12.70 mm x 4.78 mm).</td></tr>
<tr><td colspan="3">Note: Due to the MCU ports used on the trace signals are also shared with other interfaces, it is important to isolate these signals/ interfaces for the J9-Cortex Debug D ETM connector</td></tr>
<tr><td>Signal name</td><td>MCU port name</td><td>Comment</td></tr>
<tr><td>TRACE_CLK</td><td>PTG6</td><td>–</td></tr>
<tr><td>TRACE_D0</td><td>PTG7</td><td>Enabled as DEFAULT</td></tr>
<tr><td>TRACE_D1</td><td>PTG15</td><td>Enabled as DEFAULT</td></tr>
<tr><td>TRACE_D2</td><td>PTG16</td><td>Enabled as DEFAULT</td></tr>
<tr><td>TRACE_D3</td><td>PTF31</td><td>Enabled as DEFAULT</td></tr>
</table>

6.3 On board debugger

The board features an integrated on board debugger along with standard JTAG connectors. This setup enables seamless serial and debug communication between a USB host and the target embedded processor, in this case, the K26 microcontroller.

7 LIN interface

The FRDM-A-S32K358 includes four LIN interfaces connected directly to the S32K358 microcontroller. These interfaces use NXP's TJA1425 LIN transceivers, which support central mode operation. The LIN transceiver outputs are routed to connector J14. For detailed pin assignments refer to Table 10 and to the schematics.

Table 10. LIN Output Connection

Connector	Reference	Pin number	Signal
	J14	1	VBATP
		2	LIN1
		3	LIN2
		4	LIN3
		5	LIN4
		6	GND

Note: *LIN signals are referenced to the VSUP voltage rail. By default, when using the FS26 VBOOST feature, these lines are referenced to 11.5 V. Exercise caution when interfacing with these signals to avoid potential voltage mismatches. If power delivery is enabled, it is recommended to supply 12 V, or 15 V. In such cases, VSUP follows the input voltage level accordingly.*

Table 11. CAN Interface - MCU signal connections

LIN interface	Signal name	MCU port	Comments/Description
TJA1022	LIN1_RX	PTB9	LPUART9_RX is routed to LIN PHY1
	LIN1_TX	PTB10	LPUART9_TX is routed to LIN PHY1
	LIN2_RX	PTB28	LPUART5_RX is routed to LIN PHY1
	LIN2_TX	PTB27	LPUART5_TX is routed to LIN PHY1

8 CAN interface

This board integrates NXP's TJA1043 CAN transceiver, with its output routed to connector J15. Refer to Table 12 and to the schematics for detailed pin configuration.

Table 12. CAN Output Connection

Connector	Reference	Circuit/Interface	Pin Number	Signal
	J15	CAN0	1	CANH
			2	CANL
			3	GND
			4	NC

Note: *CAN signals are referenced to the VSUP voltage rail. By default, when using the FS26 VBOOST feature, these lines are referenced to 11.5. Exercise caution when interfacing with these signals to avoid potential voltage mismatches. If power delivery is enabled, it is recommended to supply 12 V, or 15 V. In such cases, VSUP will follow the input voltage level accordingly.*

Table 13. CAN Interface - MCU Signal Connections

LIN interface	Singal name	MCU port	Comments / Description
TJA1043	CAN0_RX	PTA6	CAN0_RX is routed to CAN PHY
	CAN0_TX	PTA7	CAN0_TX is routed to CAN PHY
	CAN0_ERRN	PTA11	PTA11 is routed to CAN PHY as CAN0_ERRN
	CAN0_EN	PTC21	PTC21 is routed to CAN PHY as CAN0_EN
	CAN0_STB	PTC20	PTC20 is routed to CAN PHY as CAN0_STB
	CAN0_INH	WAKE1 [FS26]	Not routed by default, CAN0_INH is routed to FS26 WAKE1, to enable wake-up by CAN frame.
	CAN0_WAKE	PTE25	Not routed by default, PTE25 is drive to CAN PHY as CAN0_WAKE

9 Ethernet Interface

The FRDM-A-S32K358 comes equipped with the KSZ8091, a single-supply 10BASE-T/100BASE-TX Ethernet PHY transceiver, connected to the RMII GMAC interface of the S32K358 MCU, enabling reliable high-speed data transmission and reception via a standard RJ45 connector. This built-in Ethernet capability accelerates development and streamlines communication setup, making it ideal for rapid prototyping and evaluation in connected automotive and industrial applications. Refer to the schematic for more details.

Table 14. Ethernet - MCU Signal Connections

Ethernet interface – KSZ8091	Singal name	MCU port	Comment/Description
KSZ8091 RNDIA-TRU14	MII_RMII_MDC	PTD16	MDC
	MII_RMII_MDIO	PTD17	MDIO
	MII_RMII_TXD[0]	PTC18	TXD[0]
	MII_RMII_TXD[1]	PTB29	TXD[1]
	MII_RMII_TX_EN	PTE9	TX_EN
	MII_RMII_TX_CLK	PTC19	TX_CLK
	MII_RMII_RXD[0]	PTC14	RXD[0]
	MII_RMII_RXD[1]	PTB24	RXD[1]
	MII_RMII_RX_DV	PTC15	DV
	MII_RMII_RX_ER	PTC16	MII/RMII receive error output
	ENET_RESET	PTE21	Ethernet reset PHY

10 SD Interface

The FRDM-A-S32K358 includes an SD card connector routed to the uSDHC module. This connector enables communication with external memory devices as well as certain Wi-Fi modules. Refer to the schematic for more details.

This feature is enabled by default through the following signals:

Table 15. DNP SABRE - MCU Signal Connections

uSDCH interface - SD Card	Signal name	MCU port	Comment / Description
J16	MII_RMII_MDC	PTD16	SMI clock input (weak pull-down)
	MII_RMII_MDIO	PTD17	SMI data I/O (weak pull-up)
	MII_RMII_TXD[0]	PTB5	MII mode: transmit data input, bit 0 of TXD[3:0] nibble (weak pull-down) RMII mode: transmit data input, bit 0 of TXD[1:0] nibble (weak pull-down)
	uSDHC_D0	PTA31	Enabled as DEFAULT
	uSDHC_D1	PTB18	Enabled as DEFAULT
	uSDHC_D2	PTB19	Enabled as DEFAULT
	uSDHC_D3	PTA29	Enabled as DEFAULT
	uSDHC_CMD	PTB26	Enabled as DEFAULT
	uSDHC_CLK	PTA30	Enabled as DEFAULT
	uSDHC_WP_RST -	PTE12	Enabled as DEFAULT
	MII_RMII_TXD[1]	PTB4	MII mode: transmit data input, bit 1 of TXD[3:0] nibble (weak pull-down) RMII mode: transmit data input, bit 1 of TXD[1:0] nibble (weak pull-down)
	MII_TXD2	PTD6	MII mode: transmit data input, bit 2 of TXD[3:0] nibble (weak pull-down)
	MII_TXD3	PTD5	MII mode: transmit data input, bit 3 of TXD[3:0] nibble (weak pull-down)
	MII_RMII_ TX_EN	PTE9	MII/RMII mode: transmit enable input (active-HIGH; weak pull-down)
	MII_RMII_ TX_CLK	PTC0	MII mode: 25 MHz transmit clock output
	MII_RX_CLK	PTC1	MII mode: external 25 MHz receive clock output
	MII_RMII_ RXD[0]	PTD9	MII mode: receive data output, bit 0 of RXD[3:0] nibble RMII mode: receive data output, bit 0 of RXD[1:0] nibble
	MII_RMII_ RXD[1]	PTD8	MII mode: receive data output, bit 1 of RXD[3:0] nibble RMII mode: receive data output, bit 1 of RXD[1:0] nibble
	MII_RXD2	PTC15	MII mode: receive data output, bit 2 of RXD[3:0] nibble
	MII_RXD3	PTC14	MII mode: receive data output, bit 3 of RXD[3:0] nibble
	MII_RMII_ RX_DV	PTC17	MII receive data valid output
	MII_RMII_ RX_ER	PTC16	MII/RMII receive error output

11 QSPI interface

The FRDM-A-S32K358 integrates a HyperRAM IS66WVH8M8FBLL 64Mbit memory, offering a compact and efficient storage solution for systems with limited space, pin count, and power budget. Refer to trhe schematics for more details.

Table 16. QSPI - MCU Signal Connections

Module/Function	Signal name	MCU port	Comments/Description
QSPI	QSPI_A_IO0_MCU	PTD11	Enabled as DEFAULT
	QSPI_A_IO1_MCU	PTD7	Enabled as DEFAULT
	QSPI_A_IO2_MCU	PTD12	Enabled as DEFAULT
	QSPI_A_IO3_MCU	PTC2	Enabled as DEFAULT
	QSPI_A_SCK_MCU	PTD10	Enabled as DEFAULT
	QSPI_A_CS_MCU	PTC3	Enabled as DEFAULT
	QSPI_IO0_PTD11	PTD11	Enabled as DEFAULT
	QSPI_IO1_PTD7 - PTD7	PTD7	Enabled as DEFAULT
	QSPI_IO2_PTD12	PTD12	Enabled as DEFAULT
	QSPI_IO3_PTC2	PTC2	Enabled as DEFAULT
	QSPI_IO4_PTC0	PTC0	Enabled as DEFAULT
	QSPI_IO5_PTD9	PTD9	Enabled as DEFAULT
	QSPI_IO6_PTD8	PTD8	Enabled as DEFAULT
	QSPI_IO7_PTC17	PTC17	Enabled as DEFAULT
	QSPI_INT_PTA27	PTA27	Enabled as DEFAULT
	QSPI_RSTO_PTA26	PTA26	Enabled as DEFAULT
	QSPI_A_RDS_PTC1	PTC1	Enabled as DEFAULT
	QSPI_SCK_PTD10	PTD10	Enabled as DEFAULT
	QSPI_SC_PTC3	PTC3	Enabled as DEFAULT
	QSPI_RST_PTA28	PTA28	Enabled as DEFAULT

12 User peripherals

12.1 RGB LED indicator

The board includes two active-high user-controllable RGB LEDs connected to dedicated MCU ports. The USER LEDs provide visual feedback and can be easily programmed for status indication or debugging purposes. The LEDs connections are mapped as follows:

Table 17. RGB LED Indicator - MCU Signal Connections

Reference	Signal name	MCU port	Comments / Description
D16	RGBLED0_RED	PTG29	RED LED Active High
	RGBLED0_GREEN	PTG30	GREEN LED Active High
	RGBLED0_BLUE	PTG31	BLUE LED Active High
D22	RGBLED1_RED	PTF21	RED LED Active High
	RGBLED1_GREEN	PTF22	GREEN LED Active High
	RGBLED1_BLUE	PTF23	BLUE LED Active High

12.2 Push buttons

The board features two active-low push-buttons (SW2 and SW3), internally pulled high and driven to the VDD_HV_B voltage rail. Push-button SW2 is connected to MCU port PTH1, while SW3 is connected to PTH3. The switch connections are outlined as follows:

Table 18. FRDM-A-S32K358 - User push buttons

Component	Reference	S3K3 IO signal
SW2	USER_SW0	PTH1
SW3	USER_SW1	PTH3
	USER_SW1	PTC31 (DNP)

12.3 Potentiometer

The board includes a user-adjustable potentiometer connected to the MCU's ADC input PTA17 (ADC2_S19), enabling analog signal testing and calibration. Additionally, a DNP option allows rerouting the potentiometer to PTC23 (ADC2_S23) for alternative configurations. For fine-tuning, a dedicated test point (TPH6) is provided, offering convenient access during development and debugging. Refer to the schematics for more details.

12.4 Accelerometer sensor

The FRDM-A-S32K358 features an onboard FXLS8961AFR3 accelerometer, enabling real-time motion feedback for dynamic applications. This sensor is connected via I²C, using the default addresses: WRITE – 0x30 and READ – 0x31.

To support low-power and responsive designs, the board also connects the MOT_DET (motion detection) lines to wake-up capable pins on the S32K358 MCU. This allows developers to implement features such as Standby or Sleep modes that activate only when movement is detected, ideal for energy-efficient automotive, and industrial systems.

Refer to the schematic for more details.

12.5 Temperature sensor

The FRDM-A-S32K358 integrates the P3T1750 temperature sensor, providing real-time ambient temperature readings close to the PCB surface. This enables developers to monitor thermal conditions during operation, which is especially valuable in automotive and industrial environments. The I^2C address by default is 0x90.

The sensor's TEMP_ALERT signal is routed to an interrupt-capable pin on the S32K358 MCU, allowing applications to respond to temperature thresholds, such as initiating cooling mechanisms or entering safe modes to prevent overheating.

Refer to the schematic for more details.

12.6 USB-C power delivery

The FRDM-A-S32K358 features a unique capability: Support for USB-C power delivery (PD), which enables flexible and intelligent power negotiation over a single USB-C port. PD is a protocol that allows devices to dynamically negotiate voltage and current levels with a PD source, optimizing power usage, and enabling higher power delivery compared to traditional USB standards.

This board integrates the NXP PTN5110 USB PD PHY, which handles the communication and negotiation with the power source. It works with the NX20P3483 MOSFET, a directional current switch that safely manages power flow to and from the board. Together, these components allow the system to request and receive specific voltage and current levels, such as 9 V, 12 V, or 15 V, based on application needs.

Combined with the FS26 and the S32K358 MCU, this configuration delivers a robust and secure power solution. It's suited for automotive or industrial prototyping scenarios, where quick reconfiguration and reliable power delivery are essential, all through a single USB-C connection.

For S32K358 PD with the FRDM-A-S32K358 drivers consult your local FAE or the code available in the NXP Application code Hub website.

13 Pinout assignment

Despite its compact form factor and reduced Arduino header footprint compared to the S32K3X8EVB-Q289, the FRDM-A-S32K358 maintains inner connector compatibility with the full-sized EVB. This design allows projects developed on the FRDM-A-S32K358 board to be easily scaled to the S32K3X8EVB-Q289 with minimal pin reassignment, except in cases where DNP resistors are involved.

To ensure a complete development experience, the FRDM-A-S32K358 is designed to support NXP shield boards such as:

- DEVKIT-MOTORGD: A plug-in motor control solution for rapid prototyping and evaluation.
- DEVKIT-COMM: A communication expansion board offering 4 additional CAN and 6 LIN/SCI channels.

These shields can be directly plugged into the FRDM-A-S32K358 to extend its functionality for automotive and industrial applications. (Note: DEVKIT-MOTORGD and DEVKIT-COMM are sold separately and not included with the FRDM-A-S32K358.)

14 Abbreviations

Table 19. Abbreviations

Abbreviation	Description
BST	Boost
CCM	Counter with CBC MAC (Cipher block chaining message authentication code)
CMOS	Complementary Metal Oxide Semiconductor
CP	Charge Pump
CPU	Central Processing Unit
CSPI	Configurable Serial Peripheral Interface
DDR	Double Data Rate
DIP	Dual In-line Package
DPGA	Differential Programmable Gain Amplifier
EEPROM	Electrically Erasable Programmable Read Only Memory
EPROM	Erasable Programmable Read Only Memory
FET	Field-effect Transistor
GCTL	Gate Control
GDU	Gate Driver Unit
GPIO	General Purpose Input/output
GPO	General Purpose Output
HG	High-side Gate
HS	High-side Source
HW	Hardware
HVI	High Voltage Input
HVM	High Voltage Module
I^2C	Inter-Integrated Circuit
I/O	Input/output
JTAG	Joint Test Access Group
LED	Light Emitting Diode
LG	Low-side Gate
LPM	Low-power Mode
LS	Low-side Source
MB	Megabyte
MCU	Microcontroller Unit
MOSFET	Metal-oxide Semiconductor Field-effect Transistor
MS	Memory Stick
NVRAM	Non-volatile Random Access Memory
PCB	Printed Circuit Board

Table 19. Abbreviations...*continued*

Abbreviation	Description
PHY	Physical interface
PMC	Power Management Controller
POR	Power-on Reset
PSRAM	Pseudo Random Access Memory
PWR	Power
PWM	Pulse Width Modulation
RAM	Random Access Memory
SDRAM	Synchronous Dynamic Random-Access Memory
TFT	Thin Film Transistor
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
PD	Power Delivery

15 Revision history

Table 20. Revision history

Document ID	Release Date	Description
UM12541 v.1.0	08 June 2026	Initial version.

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Figures

Contents