# **UM12292**

## KITPF09FRDMEVB Evaluation board

Rev. 1.0 — 20 November 2025

**User manual** 

#### **Document information**

Information	Content
Keywords	PF09 NXP GUI, SBC, PF09, NXP GUI, SBC, ISO 26262, IMX9x, NXP GUI
Abstract	The KITPF09FRDMEVB evaluation board user guide is intended for the engineers involved in the evaluation, design, implementation, and validation of PF09 fail-safe system basis chips.



KITPF09FRDMEVB Evaluation board

## 1 Introduction

The KITPF09FRDMEVB board user manual is intended for engineers involved in the evaluation, design, implementation, and validation of PF09 PMIC for high-performance applications.

The KITPF09FRDMEVB enables development on the PF09 family of devices. This document covers connecting the hardware, installing the NXP GUI software, configuring the environment, and using the kit. It includes guidance on how to use the registers, try OTP configurations, and burn the part.

The KITPF09FRDMPGM board is a socketed board supporting PF09 PMIC with 5 SMPS and three LDOs. In this document, "PF09" refers to these supported devices.

The devices can be placed and removed from the board using the socket.

## 2 Finding kit resources and information on the NXP website

NXP Semiconductors provides online resources for this evaluation board and its supported device(s) on <a href="http://www.nxp.com">http://www.nxp.com</a>.

The information page for KITPF09FRDMEVB board is at <a href="https://www.nxp.com/products/PF09">https://www.nxp.com/products/PF09</a>. The information page provides overview information, documentation, software, and tools, parametric, ordering information.

## 2.1 Collaborate in the NXP community

The NXP community is for sharing ideas and tips, asking and answering technical questions, and receiving input on just about any embedded design topic.

The NXP community is at <a href="http://community.nxp.com">http://community.nxp.com</a>.

## 3 Getting ready

Working with the KITPF09FRDMEVB requires the kit contents, more hardware, and a Windows PC workstation with installed software.

#### 3.1 Kit contents

The KITPF09FRDMEVB kit contains the following items:

- · Assembled and tested evaluation board with preprogrammed KL25Z microcontroller in an antistatic bag
- 3.0 ft USB-STD A to USB-B-micro cable
- Six Phoenix connectors, two positions, straight, 10 mm
- · Jumpers mounted on board

#### 3.2 Additional hardware

In addition to the kit contents, the following hardware is necessary and is beneficial when working with this kit:

• Power supply capable of providing 5 V

#### 3.3 Minimum system requirements

This evaluation board requires a Windows PC workstation.

- USB-enabled computer with Windows 7 or Windows 10
- FTDI USB serial port driver (for FT230X basic UART device)

UM12292

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

KITPF09FRDMEVB Evaluation board

#### 3.4 Software

Installing software is necessary to work with the KITPF09FRDMEVB evaluation board.

All listed software is available on the information page of the evaluation board at <u>9-Channel PMIC for High-Performance Applications</u>, <u>ASIL D and SIL-2</u>.

· NXP GUI for automotive family installation package - latest version

## 4 Getting to know the hardware


The KITPF09FRDMEVB kit provides an integrated platform for evaluating designs based on the PF09 Family of NXP. All PF09 Family features can be accessed and monitored in a test environment using NXP GUI software to access the registers in Read and Write mode. All regulators are accessible through connectors. Nonuser signals are mapped on test points. Digital signals (I<sup>2</sup>C, RSTB, and so forth) are accessible through connectors.

#### 4.1 Kit overview

The hardware of the kit consists of the KITPF09FRDMEVB evaluation board embedded with a KL25Z microcontroller, and the USB cable required to connect the board to the PC.

The KITPF09FRDMPGM evaluation board features a socket that allows the user to fuse an individual PF09 Family using the device's two time programmable (OTP) feature without extra tools. Connectors, jumpers, and switches on the board can be used to configure an evaluation environment that meets specific design requirements. The board also contains LEDs and test points that provide a means of monitoring performance in real time. An emulation mode allows the user to test as many configurations as needed before programming the part.

The KL25Z is soldered on the bottom side of the KITPF09FRDMEVB board. The role of the KL25Z is to manage I<sup>2</sup>C communication between the KITPF09FRDMEVB board and the GUI installed on the PC. The KL25Z draws power either from the USB cable connected to the PC or from the battery supply (when not connected to the GUI).



**Note:** This document uses the PF09 as a default configuration. Specificities for PF are explained in the flow if necessary. Otherwise, the features are common to PF09.

#### 4.2 Board features

- Phoenix (10 mm) male connector or jack connector for power supply input
- Phoenix (10 mm) male connectors for PMIC switcher outputs

UM12292


#### KITPF09FRDMEVB Evaluation board

- Header connectors for I/O configuration
- · Selectable power input for programming
- · Access pin connectors for accessing inputs and outputs
- · Indicator LEDs red and green LEDs to indicate signal or regulator status
- Blue LED to indicate that the OTP 8 V burning voltage is set
- · Advanced system monitoring via the KL25Z MCU
- Embedded USB to I<sup>2</sup>C protocol for easy connection to the software GUI through the KL25Z MCU

## 4.3 KITPF09FRDMEVB featured components

<u>Figure 2</u> shows the placement of connectors, configuration headers, and LEDs signaling. For information on the default jumper and switch configuration for PF09, see <u>Section 7.1</u>.


#### KITPF09FRDMEVB Evaluation board



#### 4.4 KITPF09FRDMEVB evaluation board

This section describes the KITPF09FRDMEVB evaluation board by explaining the features associated with each jumper and switch, giving information on hardware configuration to enable these features, and providing advice on LED signaling and test points available on the board.

#### KITPF09FRDMEVB Evaluation board



**Note:** The silkscreen on the board gives hints on the jumper positioning depending on the functions implemented.

The default debug configuration enables the board to be fully controlled by the KL25Z MCU (via I<sup>2</sup>C) and the GUI. <u>Figure 3</u> shows the default jumper and switch configuration for PF09. See below for PF09 default jumpers and switches configuration.

## KITPF09FRDMEVB Evaluation board

**Table 1. Configuration Jumpers** 

Reference	Description	Settings for (	External Configuration	
J1	DWDON pullup veltage selection	Pins: 1 to 2	VIN	Open
JI	PWRON pullup voltage selection.	Pins: 2 to 3	VAON	Open
10	VDDOTD connection	Pins: 1 to 2	VDIG	Open
J2	VDDOTP connection.	Pins: 2 to 3	VDDOTP_BST	Connected
J9	FCCI IO input level connection	Pins: 1 to 2	VDDIO	_
J9	FCCU0 input level connection.	Pins: 2 to 3	GND	_
J10	FCCI 14 input level connection	Pins: 1 to 2	VDDIO	_
310	FCCU1 input level connection.	Pins: 2 to 3	GND	_
J20	Power on connection to interface system.	Pins: 1 to 2	Connected	Connected
J24	Selection of external VDDIO voltage (1 to 2: 1.8 V <->	Pins: 1 to 2	1.8 V	_
	"2 to 3":3.3 V).	Pins: 2 to 3	3.3 V	Connected
J29	RSTB pullup to VDDIO, connect for operation.	Pins: 1 to 2	Connected	Connected
J36	VDDIO never leget algeties	Pins: 1 to 2	External	Connected
J30	VDDIO power Input election.	Pins: 2 to 3	SW1	_
140	LDO4 lanutualtana	Pins: 1 to 2	VSW_IN	Connected
J48	LDO1 Input voltage.	Pins: 2 to 3	SW1_OUT	_
140	L DOS lamest violations	Pins: 1 to 2	VSW_IN	Connected
J49	LDO2 Input voltage.	Pins: 2 to 3	SW1_OUT	_
IFO	LDC2 land traffic re	Pins: 1 to 2	VSW_IN	Connected
J50	LDO3 Input voltage.	Pins: 2 to 3	SW1_OUT	_
J54	USB Jumper. Used to connect to USB power. Open for using external power supply (VIN). Connect external power for correct operation.	Pins: 1 to 2	Used – USB power Open – External power supply	Open

Table 2. Phoenix Contact/PCB terminal functions

Reference	Function	Description
J39	SW2 output	PMIC switcher 2 output voltage. Direct connection to PMIC pin.
J40	SW3 output	PMIC switcher 3 output voltage. Direct connection to PMIC pin.
J41	SW4 output	PMIC switcher 4 output voltage. Direct connection to PMIC pin.
J42	SW5 output	PMIC switcher 5 output voltage. Direct connection to PMIC pin.
J43	SW1 output	PMIC switcher 1 output voltage. Direct connection to PMIC pin.
J47	VIN	Input voltage supply can come from the power supply. Range from 3.3 V to 5.0 V; according to specification.

## KITPF09FRDMEVB Evaluation board

Table 3. Access point functions

Reference	Function	Description	Color
BH1			
BH2	CNID	Donal manual disease and six as a second six a	Disale
ВН3	GND	Board grounds direct connection -4 easy access points.	Black
BH4			
TP119	LDO1IN	Monitoring point for the LDO1 input voltage.	Red
TP120	LDO2IN	Monitoring point for the LDO2 input voltage.	Red
TP121	LDO3IN	Monitoring point for the LDO3 input voltage.	Red
TP61	VLDO1	Monitoring point for the LDO1 output.	Red
TP60	VLDO2	Monitoring point for the LDO2 output.	Red
TP59	VLDO3	Monitoring point for the LDO3 output.	Red
TP15	VAON	Monitoring point for the VAON output.	White
TP90	SW1 FB	Monitoring point for the SW1 feedback.	White
TP86	SW2 FB	Monitoring point for the SW2 feedback.	White
TP87	SW3 FB	Monitoring point for the SW3 feedback.	White
TP91	SW4 FB	Monitoring point for the SW4 feedback.	White
TP92	SW5 FB	Monitoring point for the SW5 feedback.	White
TP78	VMON1	Monitoring point for the external monitor VMON1.	Orange
TP79	VMON2	Monitoring point for the external monitor VMON2.	Orange
TP65	XFAILB	XFAILB PMIC access point – bidirectional pin.	White
TP57	GPIO1	GPIO1 access point – bidirectional pin.	White
TP20	GPIO2	GPIO2 access point – bidirectional pin.	White
TP56	GPIO3	GPIO3 access point – bidirectional pin.	White
TP8	GPIO4	GPIO4 access point – bidirectional pin.	White
TP4	I2C-SDA	I <sup>2</sup> C SDA access point – bidirectional pin.	White
TP5	I2C-SCL	I <sup>2</sup> C SCL access point – bidirectional pin.	White
TP9	FSYNC	FSYNC access point – bidirectional pin.	White
TP55	AMUX	Analog multiplexer output monitoring point.	White
TP12	RSTB	System reset signal output monitoring point.	White
TP3	FS0B	Fail-safe output monitoring point.	White
TP10	INTB	INTB output monitoring point.	White
TP52	FCCU0	FCCU0 fault monitoring input pin access point.	White
TP53	FCCU1	FCCU1 fault monitoring input pin access point.	White
TP6	STBY	STBY input pin access point.	White
TP2	PGOOD	PGOOD input pin access point.	White
TP7	PWRON	Power on input pin access point.	White
		· · · · · · · · · · · · · · · · · · ·	

Note: Test-points are routed directly to the pins.

#### KITPF09FRDMEVB Evaluation board

## 4.4.1 Voltage selection and configuration

The input voltage supply can come from a power supply via a Phoenix contact (VIN) or from the USB line. Close the J54 for using the USB connection and open for external voltage. The use of an external power supply is recommended as the USB capability may be limited. Input range is from 3.3 V to 5 V and matching to VIN in OTP configuration.

VDDOTP requires 8 V for PMIC programing (VDDOTP\_BST), place the jumper J2 in pins 2 and 3 for programming, or 1 and 2 for normal operation and debugging.

VDDIO voltage selection through jumpers J24 and J36. Jumper J36 selects whether the use for VDDIO is external or PMIC SW1 output.

Define LDOs input voltage, use J48, J49, J50, to configure individually between the VIN or the SW1 output voltage.

Table 4. Voltage selection and configuration

Reference	Description	Configuration		
J47	VIN	Input voltage supply can come from the power supply. Range from 3.3 V to 5.0 V; according to specification.		
J2	VDDOTP connection.	Pins: 1 to 2	VDIG	
JZ	VDDOTP connection.	Pins: 2 to 3	VDDOTP_BST	
J24	Salaction of external VDDIO voltage	Pins: 1 to 2	1.8 V	
J2 <del>4</del>	Selection of external VDDIO voltage	Pins: 2 to 3	3.3 V	
100	VDDIO power input selection	Pins: 1 to 2	External	
J36	VDDIO power input selection.	Pins: 2 to 3	SW1	
J54	USB jumper.	Pins: 1 to 2	Open	
140	LDO1 input voltage	Pins: 1 to 2	VSW_IN	
J48	LDO1 input voltage.	Pins: 2 to 3	SW1_OUT	
140	LDC2 input voltage	Pins: 1 to 2	VSW_IN	
J49	LDO2 input voltage.	Pins: 2 to 3	SW1_OUT	
IEO	LDC2 input valtage	Pins: 1 to 2	VSW_IN	
J50	LDO3 input voltage.	Pins: 2 to 3	SW1_OUT	

#### 4.4.2 Power on configuration

PWRON input to provide a wake-up event. It uses two modes of operations, level or edge sensitive, per-device configuration.

Connect J20 to ensure control from the PF09 controller. Use J1 to select the power supply used for PWRON. When J1 pins 1 and 2 are connected, PWRON is pulled up to VIN, and for J1 pins between 2 and 3, PWRON is pulled to VAON, an internal, low power, power supply.

Table 5. PWRON configuration

Reference	Description	Configuration			
J1		Pins: 1 to 2	VIN		
	PWRON pullup voltage selection.	Pins: 2 to 3	VAON		
J20	Power on connection to Interface system.	Pins: 1 to 2	Connected		

UM12292

#### KITPF09FRDMEVB Evaluation board

## 4.4.3 External power monitoring

FCCUx (fault collection and control unit) inputs "0" and "1" monitoring. Use Jumpers 9 and 10 to define the state of the inputs.

Table 6. FCCUx configuration

Reference	Description	Configuration		
J9	ECCLIO input lovel connection	Pins: 1-2	VDDIO	
	FCCU0 input level connection.	Pins: 2-3	GND	
J10	FCCU1 input level connection.	Pins: 1-2	VDDIO	
		Pins: 2-3	GND	

## 4.4.4 RSTB pullup

RSTB, in a functional safety output. Use jumper J29 to ensure

Table 7. RSTB configuration

Reference	Description	Configuration		
J29	RSTB pullup to VDDIO, connect for operation.	Pins: 1-2 Connected		

#### 4.4.5 Output voltages

All buck switchers and LDOs can be configured at different output voltage, up to 3.3 V. LDOs can also be configured as a simple load switch. Output voltage uses discrete values and not all values are available. This is done via OTP configuration or I<sup>2</sup>C communication.

Table 8. Output voltage

Reference	Function	Output voltage range
J39	SW2 output	From 0.3 V to 3.3 V
J40	SW3 output	From 0.3 V to 3.3 V
J41	SW4 output	From 0.3 V to 3.3 V
J42	SW5 output	From 0.3 V to 3.3 V
J43	SW1 output	From 0.5 V to 3.3 V
TP61	VLDO1	From 0.75 V to 3.3 V
TP60	VLDO2	From 0.65 V to 3.3 V
TP59	VLDO3	From 0.65 V to 3.3 V

## 4.4.6 MCU communication I<sup>2</sup>C selection

Table 9. MCU communication I<sup>2</sup>C selection

Schematic label	Signal name	Description
J16-16-PTC9	SDA	I <sup>2</sup> C is selected as the MCU communication protocol.
J16-14-PTC8	ISCL	I <sup>2</sup> C is selected as the MCU communication protocol.
J19-18-PTC9	SDA	I <sup>2</sup> C is selected as the MCU communication protocol.
J19-20-PTC8	ISCL	I <sup>2</sup> C is selected as the MCU communication protocol.

UM12292

#### KITPF09FRDMEVB Evaluation board

## 4.4.7 Debug and OTP configuration

During normal system operation, the DBGOFF (Debug Off), <u>Section 7.3.1</u>, state is a transitory state between a power on event and the power up sequence. It serves as the gating state to ensure that the PMIC is ready to start a power up sequence, and allow synchronization of two or more PMICs providing full power architecture to a complex system.

If a VDDIO supply is provided externally, the device is able to communicate through the I<sup>2</sup>C bus during the DBGOFF state, allowing the PMIC to operate in development/debugging modes. In such scenarios, the DBGOFF state becomes a full biased OFF state to allow full access to the functional and OTP registers to enable OTP emulation and/or OTP fuse programming.

OTP mode is active when the DEBUG pin is set to 8 V. Once in OTP mode, specific keys are necessary to enter test mode, see <u>Section 7.3.2</u> or OTP programming process.


## 4.4.8 LED signaling

LED signaling displays the state of the following signals:

- Signals: PGOOD, INTB, FS0B
- Power supply: VIN
- OTP control: VDDOTP 5 V, VDDOTP 8 V

The VIN LED is permanently on. OTP control LEDs are either 5 V or 8 V status control signals. Consider them with current consumption measurements for better analysis.

#### KITPF09FRDMEVB Evaluation board



#### 4.4.9 Test points

The KITPF09FRDMEVB board has several test points that facilitate access and measurements. This section summarizes the available test points, how they are color-coded, and whether they are a test point component with a part number or a pad test point with no part number.

Yellow: Test loop access to safety outputs, communication, control lines, and analog signals.

Table 10. Test points list

Item	Test point name								
1	SW1_Lx	6	VMON1	11	FCCU1	16	GPIO1	21	FS0B
2	SW5_Lx	7	VMON2	12	STBY	17	RSTB	22	FSYNC
3	SW4_Lx	8	XFAILB	13	GPIO4	18	SDA	23	INTB
4	SW2_Lx	9	AMUX	14	GPIO3	19	SCL	24	PWRON
5	SW3_Lx	10	FCCU0	15	GPIO2	20	PGOOD	_	_

UM12292


All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

#### KITPF09FRDMEVB Evaluation board

Red: Test loop access for power supplies (inputs and outputs)

Black: Test loop access to GND



#### 4.4.10 Schematic layout and bill of materials

The board layout and bill of materials for the KITPF09FRDMEVB evaluation board are available at <a href="https://www.nxp.com/products/PF09">https://www.nxp.com/products/PF09</a>.

## 5 Installing and configuring software tools

**Note:** This section will use the PF09 as an example to explain software installation, configuration, and use. Specific explanations for PF09 are added on the side if necessary. Otherwise, the method is general to PF09.

## 5.1 Flashing KL25Z MCU GUI firmware


The KITPF09FRDMEVB is delivered with the KL25Z firmware already flashed.

#### 5.2 Installing the PF09 NXP GUI software package

To install the PF09 NXP GUI, first download or obtain the NXP GUI package, then follow the instructions below:

1. Open the NXP GUI package. Unzip and open the 1-NXP\_GUI\_Setup folder. Current version: v3.1.499). Same installation procedure.

#### KITPF09FRDMEVB Evaluation board




2. Double click **NXP\_GUI-version-Setup.exe** to launch the application and follow the instructions.




- 3. Click **Next** when the initial application setup window appears.
- 4. On the License Agreement window, read the license information and click I Agree.



#### KITPF09FRDMEVB Evaluation board




5. In the Choose Components window, select the GUI components to install, then click Next.




6. In the "choose install location window", choose the folder to install the GUI.

#### KITPF09FRDMEVB Evaluation board



- 7. In the Completing Setup window, select the following options:
  - Run NXP\_GUI
  - · Show readme
- 8. Then click **Finish** to complete the installation.




KITPF09FRDMEVB Evaluation board

## 5.3 Launching the PF09 NXP GUI


When the KITPF09FRDMEVB kit is set up and the GUI is installed, follow the steps below to launch the GUI:

1. Click the Windows icon (bottom-left corner) and locate NXPGUI in the Windows all apps bar, then click the NXPGUI icon to launch the GUI.



2. When the GUI opens, the first window to appear is the Kit Selection window. In the Kit Selection window, select the settings shown below. When finished selecting the settings, click **OK** 

#### KITPF09FRDMEVB Evaluation board



Note: For PF09, select the corresponding device name.

For the PF09 part the communication protocol is I<sup>2</sup>C.

To avoid the Kit selection window on every launch, check the box "Use this configuration and do not ask again". The Kit selection window can be enabled/disabled through the File main menu item once the GUI is launched by checking/ unchecking the "Do not display GUI Kit selection at Start box".

#### 6 PF09 NXP GUI

This section gives guidance on use of the PF09 NXP GUI.

## 6.1 NXP GUI framework window


The framework window consists of the following sections:

- Connection toolbar: Used to start communication with the device, enter or exit Test/OTP modes, fix I<sup>2</sup>C frequency and I<sup>2</sup>C main address, enable watchdog.
- Framework settings: Manages file import/export and framework configuration.
- Window log: Reports USB and Device communication events.
- **USB and device status:** Indicates if USB or Device is connected or disconnected, shows communication protocol (I<sup>2</sup>C), shows firmware and GUI version, displays current device mode.
- Tools access bar: Provides quick access to the PF09 evaluation tools and features.

Note: Power tool is unavailable.


• Tab content: Shows the content of each tool or tab. There may be several tabs, boxes, or windows inside.

#### KITPF09FRDMEVB Evaluation board



If the Log window, Tools access bar, or connection toolbar do not appear on the screen, right-click on the framework settings bar. This action displays three selection boxes (checked if the display is active):

- · Log window
- The tab corresponds to the tools access bar
- · Connection toolbar



Note: Right click the Framework or Connection toolbar.

## 6.2 Framework settings bar

The framework settings section appears at the top left corner of the Framework window. It consists of four items:

- File
- View
- Import/export
- Help



KITPF09FRDMEVB Evaluation board

#### 6.2.1 File menu item

To choose to load/save a configuration and to choose to display or not the GUI Kit selection at **Start** or **Exit** the application.




- Do not display GUI Kit selection at Start: Check this box to always open NXP GUI as the current GUI version. Uncheck this box to display the product selection box at NXP GUI startup.
- Exit: Exits the NXP GUI application.


#### 6.2.2 View menu item

The view menu contains the following options:

• Display: To enable or disable the Connection toolbar (enabled by default).




• Show: Allows the user to access various sections of the GUI and display the Log window.



• Naming conventions: Allows the user to select **Friendly** or **Register** name display for OTP tool. Option enabled only when OTP tool is active.

The naming convention options are:

#### KITPF09FRDMEVB Evaluation board




- Friendly: Register names are displayed as user-friendly names in the OTP tool.
- Register: Register names are displayed by their technical name in the OTP tool. Example: SW1 power-up sequence 
   ⇔ OTP\_SW1\_SEQ.

#### 6.2.3 Import/export menu item

The **import/export** menu item allows the user to manage the files needed for Mirror emulation, for the PROG tool, and for GUI configuration. This menu item is only active when the OTP tool has been selected. See Section 6.5.2 for details.

• TBB: Exports the OTP configuration into a TBB script file that can be used to load the Mirror registers using SCRIPT tool. The same file can be used by the PROG tool to burn OTP fuses.




- HEX: Outputs the OTP configuration in Intel-Hex (I-HEX) or Simple Hex (S-HEX) script file format.
- Save CFG: To save the current configuration as a CFG file.
- Load CFG: To load a previously saved configuration from a CFG file.
- Default CFG: To load a predefined OTP configuration in QM or ASIL B to use as a starting point.

#### 6.2.4 Help menu item

The **Help** menu button contains links to additional information, displays GUI and firmware version numbers, and a glossary for acronyms.

- Documentation: Lists online NXP documentation related the PF09 GUI.
- About: Displays the version number of the GUI currently installed.

#### KITPF09FRDMEVB Evaluation board



#### 6.3 Connection toolbar

The Connection toolbar menu is located directly below the Framework settings menu in the top-left corner of the Framework window.



**Note:** The Connection toolbar is not displayed if not selected in the Frameworks setting→View→Display menu item.

The Connection toolbar allows the user to start or stop communication with the device, enter, or exit Test mode and OTP mode, fix I<sup>2</sup>C frequency (depending on the chosen MCU communication protocol at start) and I<sup>2</sup>C main address, enable watchdog.

The Connection toolbar consists of the following items:

- Start/stop: To open or close communication with the device.
- Mode: To enter or exit Test mode, and exit OTP mode.
- Main ADD: To assign the I<sup>2</sup>C address to the device.
- Enable watchdog refresh: To enable/disable theWatchdog refresh.
- · Period: To set the watchdog period.

#### 6.3.1 Device connection

The device connection boxes appear first in the Connection toolbar menu.




When the KL25Z MCU is not connected through the USB port, the State indicator in the USB and Status bar shows **Undefined**, the PF09 header text appears red, and the **Start** button is not available.




After the USB cable is connected, the State indicator displays **Disconnected** and the **Start** button becomes available.

#### KITPF09FRDMEVB Evaluation board




Click Start to start communication with the PF09.

At this point, the State indicator displays **Connected** and PF09 header text changes from red to green.



Usually, once connected, the next step is to load an OTP configuration and write it in the mirror registers.



## 6.3.2 I<sup>2</sup>C communication configuration

The PF09 supports both I<sup>2</sup>C communication protocol. I<sup>2</sup>C configuration settings for MCU side appear in the *connection toolbar*, allowing to choose the protocol applicable parameters.

#### KITPF09FRDMEVB Evaluation board



#### 6.3.3 Watchdog management

The PF09 provides watchdog monitoring with keys as a functional safety feature. Watchdog monitoring requests synchronize actions from the MCU. The watchdog feature can be disabled in QM version only. The watchdog is always enabled for an ASIL B part.

#### 6.3.3.1 Watchdog enablement and configuration

On the PF09 side, when the part is QM, watchdog disablement is possible by OTP. Watchdog monitoring default configuration is done via I<sup>2</sup>C via the ACCESS tool.


## 6.3.3.2 Watchdog configuration on MCU side

On the KL25Z MCU side, actions are configured with the watchdog management boxes in the Connection toolbar menu.



The mechanism is fully operative when both PMIC and MCU actions are enabled and have matching configurations.

The steps for watchdog enablement are described by Figure 32.



- 1. Select the *watchdog* period via the *period* selection box in the *connection* toolbar.
- 2. Enable watchdog refresh by checking the corresponding box to enable watchdog monitoring on the MCU side.
- 3. A message is displayed in the *log window* with the selected period and type values.


If the period selection box is unavailable, verify that enable watchdog refresh is unchecked.

#### 6.4 USB and device status bar

The *USB* and device status bar is at the bottom of the *Framework* window. This toolbar gives information on the GUI and firmware version, on the USB connection status, and on PF09 active modes.

UM12292


#### KITPF09FRDMEVB Evaluation board



#### 6.5 Tools access bar

The *tools access* bar appears in a vertical row along the left side of the *Framework* window. The bar provides access to tools that implement various GUI functions. The *tools access* bar consists of nine items:

Table 11. Tool access bar




#### **6.5.1 POWER**

The POWER tool is used to compute the power dissipation of the device in a given application.

<u>Figure 35</u> shows how to use the POWER tool. Input values are selected the interface from keyboard inputs or selection boxes. Results are shown in the green boxes. Power dissipation graphs can be displayed from the interface using System or IC POWER dissipation buttons. *Load and save POWER configuration* buttons are used to resume the power dissipation calculation later, by saving and loading a text file.

#### KITPF09FRDMEVB Evaluation board



#### 6.5.2 OTP

The OTP tool is used to enter an OTP configuration. The OTP configuration can be saved as a CFG file or exported as a TBB file:

- The CFG file is used by the GUI to log all of the configuration information. The CFG file can be used to save an OTP configuration or load *mirror registers* with the MIRROR tool in *Debug mode*.
- The TBB file can be created with a .txt extension. The TBB file can be used to load the *mirror registers* with the SCRIPT tool in *Debug mode* or to burn OTP fuses using the PROG tool.

In the OTP tool, the displayed parameters differ depending on the selected device type (ASIL B or QM) in the program Details box. The OTP configuration is not addressed here. For information on OTP configuration contents, refer to the <u>PF09</u>. For information on OTP and *mirror registers*, see <u>Section 7.6</u>.

The OTP tool's main panel is divided into two windows:

- · OTP parameters setting
- · OTP details

#### 6.5.2.1 OTP parameters setting window


The OTP parameters setting section is organized into five tabs.

**Note:** The Functional Safety window differs depending on the selected safety level. Windows are the same for QM and ASIL B parts for all other tabs. Safety level can be selected in the Program Details box of Section 6.5.2.1.1.

#### KITPF09FRDMEVB Evaluation board

## 6.5.2.1.1 System configuration tab


The *system configuration* tab provides a means of setting miscellaneous PF09 system configuration parameters, including clock, I/Os, and power-up sequence configuration.



## 6.5.2.1.2 System sequencer tab

The tab displays the set power-up sequence as graph in the sequence diagram box.

- Power Sequencing box: Sequence timing parameters definition.
- Power-Up Sequence box: Sequence definition.





JM12292

#### KITPF09FRDMEVB Evaluation board

## 6.5.2.1.3 SW regulators tab

The *SW regulators* tab allows the user to set OTP parameters for device outputs. This tab displays a simplified diagram of the selected configuration as a visual crosscheck.






#### **KITPF09FRDMEVB Evaluation board**




#### 6.5.2.1.4 VMON and VAON tab

The VMON and VAON tab allows the user to set OTP VAON-related parameters, such as under/over-voltage parameters, fault behavior and timer.



#### 6.5.2.1.5 Program ID tab

The Program ID tab displays the OTP ID. Only NXP users can create an OTP ID.




KITPF09FRDMEVB Evaluation board


#### 6.5.2.2 OTP Details window

The OTP Details window collects and stores information about the customer and the OTP version. All the information entered in this section will be part of the CFG and TBB files.

This section is organized into two boxes:



Note: Collects and displays customer contact information.



#### KITPF09FRDMEVB Evaluation board

**Note:** In addition to comments related to the application, this window allows the user to: Select device type (see **Functional Safety** tab paragraph for details), display the OTP ID (set by NXP only), display the build part number (set by NXP only), select target market, either automotive or industrial


#### 6.5.3 PROG

The PROG tool provides access to device programming configuration and tools for the OTP burning process.

Note: Use this tab cautiously, as a device can be programmed just twice.

The programming tool is available only in Test mode. The programming screen consists of three sections:

- · Device programming configuration window
- · OTP mode window
- · Fuse box status window



#### 6.5.3.1 Device programming configuration window

From this window, the user can program an OTP operation from a saved TBB file. To program the part by fusing OTP, see Section 6.5.3.

#### 6.5.3.2 OTP mode window

OTP mode window allows the user to:

- Exit OTP mode by sending an I<sup>2</sup>C frame (by checking OTP mode exit box).
- Verify that the device is in OTP mode (condition: OTP 8 V applied to DBG pin at start-up).

#### 6.5.3.3 Fuse Box Status window

The Fuse Box Status window shows the OTP fuse status. In the indicator boxes, blue indicates the section has not been programmed yet, orange indicates the section has been fused already.

As a reference, an empty part has the same Fuse Box status as shown in Figure 91.

- OTP is customer OTP configuration.
- MTP is a duplicate of Sector 1 for second time programming. See Section 7.6.

UM12292


KITPF09FRDMEVB Evaluation board

#### **6.5.4 SCRIPT**

The Script editor allows the user to create script sequences or to send existing sequences to the device. Commands include reading/writing individually to a register, to a digital pin, or to an analog pin. This tool allows the emulation of an OTP configuration.

The Script editor window consists of four sections:

- · Log window
- Script commands (Window between Log Window and Script Commands Window)
- Script window and its Script bar (Under Script Command Window and Script Results Window)
- · Script results window



### **6.5.4.1 Log window**

The Log window lists events as they occur in real time when the script is executing. The Filter Messages box allows the user to limit log messages to certain events (Register Read, Register Write, Pin Read, Pin Write).

The Log window menu bar also contains buttons for saving the log contents to a file, clearing the log, or running the script in the Script Command window.


The Log window shows the CRC for each sent or received frame.

Note: The Log window content can be saved to a file, then opened as a Script to run it. See Section 7.9.

#### 6.5.4.2 Script commands panel


The Script commands panel allows the user to enter commands into the Script command window by clicking the appropriate command. Facilitated command entry ensures error-free syntax in the command. The commands are organized into functional categories. Opening a panel tab and selecting a specific pin or register makes the associated command appear in the Script command window.

#### KITPF09FRDMEVB Evaluation board




- Digital pins: To enter a script command to read or write the value of the selected digital pin.
- Analog pins: To enter a script command to read the value of the selected analog pin.
- Registers: To enter a script command to read or write functional and safety registers.
- Mode: To enter a script command setting the desired mode.
- Control: To enter a script command to pause script execution (execution halts when the Pause command is encountered and a pop-up window appears, prompting the user to continue execution), to delay script execution (default is 300 ms, editable to any ms value in the Script Commands Window), or to exit script execution.
- Generator: To clear the content of the Script Command Window and enters a pre-prepared script sequence.

An INIT script example has been integrated to the Generator tab. The example provides a generic step-by-step procedure to initialize the device with a default configuration and transition to Normal applicative mode.



**Note: HELP** button in the Script bar gives information on Commands.


#### KITPF09FRDMEVB Evaluation board



All menu items work in a similar way. The example below shows a typical process using the Registers menu tab.

**How to use the script tool:** Click the Register tab brings up the parameters panel shown in <u>Figure 49</u>. A **Write** operation to the CTRL1 register in the functional register group has been selected. The value 0x00 is selected as the value to be written to the register. Hit **Enter** with the cursor in the value field enters the well- formed command in the Script commands window.

To apply the commands on the Script Commands window, click **RUN** in the Script bar. The sent commands are displayed in the Log window and command results are displayed in the Script results window.



#### KITPF09FRDMEVB Evaluation board

## 6.5.4.3 Script Commands window

The Script Commands window is the area where existing script files can be loaded in Test mode only and where script commands are entered, edited, and executed.

Another use of the Script tool is to replay a Log commands sequence, for example to run a routine. This specific use is detailed in Section 7.9.

The Script bar at the bottom of the window contains the following six buttons:

- RUN: Initiates execution of the script sequence in the Script Command window.
- LOOP: Executes the script as a loop. Select LOOP, then click RUN.
- SAVE: Saves the content of the Script Command window as a .txt file that can be reloaded.
- OPEN: Clears the current content and loads a previously saved script into the Script Command window.

**Note:** The loaded file must have a .txt extension.

- CLEAR: Clears the current content of the Script command window.
- HELP: Shows a list of all script editor commands with their formats.



#### 6.5.4.4 Script results window

Script results window displays the results of an executed script. The menu bar at the bottom of the window contains the following three buttons:

- SAVE: Saves the content of the Script Results window as .txt file that can be subsequently reloaded.
- OPEN: Clears the current content and loads a previously saved result file into the Script Results window.
- CLEAR: Clears the current content of the Script Results windows.



#### **6.5.5 MIRROR**

The MIRROR tool provides access to all Mirror registers. Mirror registers are an emulation of OTP registers. Mirror registers can be read/written multiple times, whereas OTP registers can be burned just twice. In case of a power-on reset, the Mirror registers are reset to the default OTP configuration (empty if OTP sectors are not burned). Mirror registers can be read and written in Test mode only. See <u>Section 7.3.2</u>.

**Note:** The MIRROR tool display tabs are similar to the corresponding OTP tool tab. To avoid confusion, the tab header background colors are different. The MIRROR tool tab header is purple. OTP tool tab headers are blue.


The MIRROR tool is available only in Test mode. Test mode loads require keys in order to have full access to Mirror registers. This tool allows the user to:

· Read and write Mirror register values.

UM1229

#### KITPF09FRDMEVB Evaluation board

• Load a CFG file into the Mirror registers and debug the configuration. For further details on CFG file preparation and parameters configuration, see <u>Section 6.5.2</u>.




#### **6.5.6 ACCESS**

The ACCESS tool is the central tool for an evaluation session. This tool gives access to GUI functions that configure, monitor, and control the PF09 device during the evaluation session.

The ACCESS tool provides access all I<sup>2</sup>C registers, displayed either:

- in a Register Map format with direct access to register bits.
- in thematic tabs with a graphical and more readable view.



The tab content contains 11 tabs:

- Register map
- SW regulators
- LDO regulators
- Sequence
- Clock
- PMIC config
- Interrupts
- Functional
- Safety
- Status
- Measurement
- PMIC ID

KITPF09FRDMEVB Evaluation board


## 6.5.6.1 Register map

The Register Map tab allows the user to read or write the PF09 I<sup>2</sup>C registers, bit per bit.

**Note:** I<sup>2</sup>C registers are responsible for PF09 flexible device configuration, in opposition to OTP configuration, which is permanent once fuses are burned. The two levels of configuration work together and should be defined accordingly.

The Register Map is composed of three subtabs:

- · ID registers
- Interrupt registers
- · Fault management
- · System configuration
- Clock management
- · Watchdog configuration
- Fault counters
- VMON configuration
- SWx control
- LDOx control
- VAON control
- State



## 6.5.6.1.1 Modifying one bit content by clicking on the bit name


In the Registers Content window, the user can access the PF09 I<sup>2</sup>C registers. Two types of registers exist:

- Read-only registers (for example, Status) appear with a 'Read button' only,
- Read/Write registers (for example, System configuration, Regulators Control, etc.) appear with both a 'Read' and a 'Write' button.

The user can click a bit name to change its value, when the bit is writable.

UM12292

#### KITPF09FRDMEVB Evaluation board




## 6.5.6.1.2 Accessing one register content using Read and Write buttons

In the Registers Content window, the user can read and/or write the PF09 I<sup>2</sup>C registers using the Read and Write buttons.

To read the content of one register:

- Click Read next to the corresponding register name,
- The current register content is displayed as a hexadecimal value next to the Read button. To **write** the content of one register:
- Enter the desired register value as a hexadecimal value in the box next to the Write button.
- Click Write next to the corresponding register name.
- As a crosscheck, the current register value can be accessed by clicking Read.

Note: Click Read to get the register value. Click Write to change the register value.



### 6.5.6.1.3 Accessing one register content using Bit-Map Dialog


In the Registers Content window, the user can read and/or write the PF09 I<sup>2</sup>C registers using the Bit-Map Dialog window.

Clicking the **Green Pencil** next to the corresponding register name opens the Bit-Map Dialog window and shows the name and description of all of the register's bitfields.

The Bit-Map Dialog window:

- · Allows the user to change bit values from selection boxes on the left side
- · Displays the current register content on the right side.

## KITPF09FRDMEVB Evaluation board




### 6.5.6.1.4 Modifying multiple registers using the lower Read/Write/Reset bar

In the Registers Content window, the user can read, write, and/or reset multiple PF09 I<sup>2</sup>C registers at a time using the lower Read/Write/Reset bar.

- Checkboxes allow the user to select the registers to be read or written.
- Selecting the Select All checkbox allows the user to simultaneously act on all the registers in the Register subtab.
- Read, Write, and Reset buttons allow the user to act on the previously selected registers. The Reset button switches all the bits in the register to 0.


Navigating in the Registers content in the Register subtab can be facilitated using the selection box in the bar.



#### KITPF09FRDMEVB Evaluation board

## 6.5.6.2 SW Regulators


The SW Regulators Tabs allows the user to read or write the parameters related to the Switchers configuration.



- SWx configuration: To choose the switcher x configuration for Run, stand-by, etc.
- Fault Event Behavior: Configuration related to the Switcher Fault behavior.

#### 6.5.6.3 LDO Regulators

The SW Regulators Tabs allows the user to read or write the parameters related to the Switchers configuration.




### KITPF09FRDMEVB Evaluation board

## 6.5.6.4 Sequence

The Sequence Tab provides all configuration required for sequencing the device.


- Power Sequencing window: Timing parameters
- Power Up Slot window: Power and monitoring sequence



#### 6.5.6.5 Clock tab

The Sequence Tab provides all configuration required for external synchronization or synchronization when using more than once device.

#### KITPF09FRDMEVB Evaluation board



## 6.5.6.6 PMIC Configuration Tab


The Sequence Tab provides configuration for the Watchdog, VIN Overvoltage, multiplexed functionality and input monitoring (FCCUx).

• AMUX window: AMUX

• VIN Over\_Volatage lockout window: VIN MON

WD window: Watchdog

• Debounce Monitoring and FCCU Monitoring windows: FCCUx



KITPF09FRDMEVB Evaluation board


## 6.5.6.7 Interrupts

The Interrupts tab allows the user to read All Flags related to Interruption, both masked and unmasked.




## 6.5.6.8 Functional safety

The Functional Safety tab allows the user to carry out the safety diagnosis by reading the register content. The Functional Safety tab allows the user to read the ABIST Flags and observe the ABIST status.



#### KITPF09FRDMEVB Evaluation board

#### 6.5.6.9 Status tab




#### 6.5.6.10 Measurement Tab

The Measurement tab allows the user to measure voltage levels and temperature values of multiple key locations from onboard sensors. The Measurement feature uses one ADC to successively measure multiple points. The Measurement feature must be enabled beforehand.

- **AMUX measurement summary:** Displays the measurements of voltage levels and temperature values from sensors placed at key locations. Click **Read** to obtain or refresh the measurements.
- **Temperature measurements graph:** Displays the measurements of the Temperature sensors inside the PMIC in function of time. Click **Clear** to clean the graph or **Poll** for performing the continuous measurements.
- **Voltage measurement graph:** Displays the selected voltage measurement values as a function of time in a graph. Click **Clear** to clean the graph or **Poll** for performing the continuous measurements.


#### KITPF09FRDMEVB Evaluation board



#### 6.5.6.11 PMIC ID

Provide general Device Information.

- Device ID: Shows the safety level information
- Silicon ID: Provides the silicon revision.
- OTP ID: Identifies the device configuration.



#### 6.5.7 I/O PINS


The I/O PINS tool provides a means of reading INTB, FCCU1, PGOOD, RSTB, GPIO1, GPIO2 and BSTEN, and Setting FCCU0, PWRON, VDDOTP, STBY, GPIO1, GPIO2, GPIO3, GPIO4 and BSTEN.

#### KITPF09FRDMEVB Evaluation board

**Note:** The configuration of GPIOx pins must be done by OTP. Depending on the chosen functionality for GPIOx pins, the hardware must be configured as explained in <u>Section 4.4</u>.

The IO PINS panel consists of three sections:

- Log window: Maintains a running log of events initiated during the current session. A drop-down menu in the upper left allows the log to be filtered by register read, register write, pin read, and pin write. Buttons in the upper right allow the Log window contents to be saved, cleared, or run.
- **PF09 Pins Toggling window:** To use the PINS tool, it is mandatory to select the PF09 I/Os settings as inputs in the OTP/Mirror tabs.
- **PF09 Pins Setting window:** To poll the listed Pins as outputs pins during a selected time duration or read the pins.



# 7 Setting up and running the KITPF09FRDMEVB

This section gives guidance on how to set up and run the KITPF09FRDMEVB evaluation board and GUI.

The device has a high level of flexibility thanks to the parameter configuration available by using the OTP registers. The user should learn about OTP and Mirror registers before operating with the device.

## 7.1 Setting up the KITPF09FRDMEVB

The procedure for setting up the KITPF09FRDMEVB board is as follows:

- Make sure the board has the jumpers and switches configured in their default positions. The default debug configuration enables the board to be fully controlled by the KL25Z MCU (via I<sup>2</sup>C) and the GUI. <u>Section 4.4</u> shows the default jumpers and switches configuration for PF09 Family.
- 2. Connect the power supply to VIN-J47 (Phoenix connector 10 mm). The power supply should be set to a nominal value of 5V.

UM12292

#### KITPF09FRDMEVB Evaluation board

**Note:** When connecting loads to the boards, check that the J54 jumper is in Open position to avoid drawing current from the USB line. Place jumper J54 in Close position to supply 5V from the USB line.

3. Make sure the USB cable between the board and the PC is securely connected. This connection is critical because the USB port serves as a communication channel between the PC and the KL25Z MCU onboard, and also provides voltages and references to some onboard circuits.

## 7.2 Connecting the KITPF09FRDMEVB to the GUI

The procedure for connecting the KITPF09FRDMEVB to the GUI is as follows:

- 1. To launch the NXP GUI application. See Section 5.3.
- 2. In the USB and Device Status bar at the bottom of the GUI window, the State message should display "DISCONNECTED" when the USB cable is plugged in, but communication has not yet been established between the KL25Z MCU and the PF09 SBC.

MCU: FRDM-KL25Z State: DISCONNECTED

aaa-059787

Figure 71. USB cable plugged in, communication not established yet / USB cable not plugged in.

3. To establish communication between the KL25Z MCU and the PF09 and allow the GUI to take control, click **Start** in the Connection toolbar in the top left corner of the GUI window. Once the communication is established, the State message becomes "CONNECTED".

MCU: FRDM-KL25Z State: CONNECTED

aaa-059788

Figure 72. USB cable plugged in, communication established

**Note:** If the Start button does not light on and stays grey:

- a. Turn off and on, the power supply.
- b. Reset the KL25Z MCU via the button in the KL25Z board.
- c. Verify (disconnect and connect the USB cable from Computer) that Windows is recognizing and installing the USB drivers.

## 7.3 Operation modes

The KITPF09FRDMEVB provides three distinct operation modes with direct impact on device functionalities. Understanding these modes helps the user interact with the GUI properly.

The voltage level on PF09 DEBUG pin is one condition for entering a given operation mode. <u>Table 12</u> gives the hardware configuration conditions to enter Normal, Debug or OTP/Test mode.

Table 12. Mode entry hardware conditions

			Configuration			
Board signal	Signal name	Signal type	Run mode	Debug mode [1]	Test mode [2]	Emulation mode <sup>[2]</sup>
FCCU0	SET_DPIN_ FCCU0	PFO9	W:0	W:0	W:0	W:0
PWRON	SET_DPIN_ PWRON	PFO9	W:1	→ W:0 → W:1	W:1	W:1
VDDOTP	SET_DPIN_ VDDOTP	PFO9	W:0	W:1	W:1	W:1

UM12292

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

#### KITPF09FRDMEVB Evaluation board

Table 12. Mode entry hardware conditions...continued

			Configuration				
Board signal	Signal name	Signal type	Run mode	Debug mode [1]	Test mode <sup>[2]</sup>	Emulation mode <sup>[2]</sup>	
STBY	SET_DPIN_ STBY	PFO9	W:0	W:0	W:0	W:	
Boost enable	SET_DPIN_ BSTEN	Free board	W:0	W:0	W:0	W:0	

<sup>[1]</sup> PWRON off, VDDOTP Activation and PWRON on.

#### **7.3.1 Run mode**

#### 7.3.1.1 Run mode definition

The Normal mode operation is used for final product test in automotive environment. Normal mode entry at power-on reset.

When Normal mode is active, the device operates with all the functionalities enabled by the loaded OTP configuration.

#### 7.3.1.2 Run mode activation

There are two ways to activate Normal mode:

- With the GUI using mode selection in Connection Toolbar (recommended)
- · Without the GUI (hardware only)

#### 7.3.1.3 With the GUI using mode selection in Connection toolbar (recommended)

- 1. Set the EVB configuration. See Section 7.1.
- 2. Plug the USB cable between the PC and the board.
  - The Red LED D11 for OTP 8 V generation is ON, the Blue LED D8 for OTP 5V generation is Off and the Green LED D12 for VIN is OFF.
  - The Green LED D13 for INTB is OFF, the Green LED D2 for PGOOD is OFF and the Blue LED D3 for FS0B is OFF.
- 3. Apply power supply VBAT.
  - The Red LED D11 for OTP 8 V generation is OFF, the Blue LED D8 for OTP 5V generation is Off and the Green LED D12 for VIN is ON.
  - The Green LED D13 for INTB is ON, the Green LED D2 for PGOOD is OFF and the Blue LED D3 for FS0B is OFF.
- 4. Open the GUI and start the connection.
  - · Click to Start.



<sup>[2]</sup> No changes in the control lines.

#### KITPF09FRDMEVB Evaluation board



Start changes to Stop and Debug Mode appears.

5. Check that the GUI started in Run mode from the USB and device status bar:



6. RUN The equipment is now set to Run mode.

## 7.3.1.4 Without the GUI (hardware only)

- 1. Set the default jumper configuration. See Section 7.1.
- 2. Apply power supply VBAT.
  - The Red LED D11 for OTP 8 V generation is OFF, the Blue LED D8 for OTP 5V generation is Off and the Green LED D12 for VIN is ON.
  - The Green LED D13 for INTB is ON, the Green LED D2 for PGOOD is OFF and the Blue LED D3 for FS0B is OFF.

### 7.3.2 Debug mode

#### 7.3.2.1 Debug mode definition

The device starts in Debug mode when the hardware is configured accordingly. This mode requires the VDDOTP pin to be 1 to enter Debug mode automatically at start up. This is done via GUI.

Debug mode works in parallel with Normal mode or Test mode. When Debug mode is active, the device runs with limited functionalities as some functions are disabled.

Note: In Debug mode, OTP Registers cannot be modified.

Debug mode is helpful during software development if the device has those functions enabled by OTP.

### 7.3.2.2 Debug mode activation

There are two ways to activate Debug mode:

#### 7.3.2.3 With the GUI using mode selection in Connection toolbar (recommended)

- 1. Set the default jumper configuration. See <u>Section 7.1</u>.
- 2. Plug the USB cable between the PC and the board.
  - The Red LED D11 for OTP 8 V generation is ON, the Blue LED D8 for OTP 5V generation is Off and the Green LED D12 for VIN is OFF.

#### KITPF09FRDMEVB Evaluation board

- The Green LED D13 for INTB is OFF, the Green LED D2 for PGOOD is OFF and the Blue LED D3 for FS0B is OFF.
- 3. Apply power supply VBAT.
  - The Red LED D11 for OTP 8 V generation is OFF, the Blue LED D8 for OTP 5V generation is Off and the Green LED D12 for VIN is ON.
  - The Green LED D13 for INTB is ON, the Green LED D2 for PGOOD is OFF and the Blue LED D3 for FS0B is OFF.
- 4. Open the GUI and start the connection.
  - · Click on **Debug Mode** when button is grey.
  - Button changes to green and **Test Mode** button appears.



5. Check that the GUI has detected Debug mode in the USB and device status bar.



6. The equipment is now set to Debug mode.

#### 7.3.2.4 Without the GUI (hardware only)

- 1. Set the default jumper configuration. See Section 7.1.
- 2. Apply power supply VBAT.
- 3. Sent the sequence
  - SET DPIN:PF09:PWRON:LOW
  - SET DPIN:PF09:VDDOTP:HIGH
  - SET DPIN:PF09:PWRON:HIGH
  - SET REG:PF09:FUNCTIONAL:SYS DIAG:0x24
  - SET DPIN:PF09:FCCU0:LOW
  - SET DPIN:PF09:PWRON:LOW
  - SET DPIN:PF09:PWRON:HIGH
  - SET\_DPIN:PF09:VDDOTP:HIGH
- 4. The device powers up and operates in Debug mode. The Red LED D11 for OTP 8 V generation is OFF. The Blue LED D8 for Debug is ON.

### 7.3.2.5 Debug mode deactivation

Once activated, Debug mode can be deactivated by Connection toolbar, removing power or by writing via I2C the SYS\_Diag(0x82) with 0x20, read and confirm a 0x04 value.

KITPF09FRDMEVB Evaluation board

#### 7.3.3 Test mode

#### 7.3.3.1 Test mode definition

Test mode allows the user to write in the Mirror registers to configure or reconfigure the device for customer evaluation and to burn OTP fuses.

**Note:** Mirror registers are an emulation of OTP registers. In case of a POR, the Mirror registers are reset to the default OTP configuration (empty if OTP not burned).

Test mode requires **VDDOTP** = +8 V and valid Test mode keys sent by  $I^2$ C and to permanently fuse all the data stored in Mirror registers to the OTP sectors requires an extra key command, available in the PROG tool. The OTP fuse burning process is explained in Section 7.8.

When the Mirror registers configuration is done, the user can move back to Normal mode to power up the device with the given configuration.

#### 7.3.3.2 Test mode activation: hardware and software

In order to start the device with a configuration loaded in the Mirror registers, follow the instructions below:

- 1. Set the default jumper configuration. See <u>Section 7.1</u>.
- 2. Plug the USB cable between the PC and the board.
  - The Red LED D11 for OTP 8 V generation is ON, the Blue LED D8 for OTP 5V generation is Off and the Green LED D12 for VIN is OFF.
  - The Green LED D13 for INTB is OFF, the Green LED D2 for PGOOD is OFF and the Blue LED D3 for FS0B is OFF.
- 3. Apply power supply VBAT.
  - The Red LED D11 for OTP 8 V generation is OFF, the Blue LED D8 for OTP 5V generation is Off and the Green LED D12 for VIN is ON.
  - The Green LED D13 for INTB is ON, the Green LED D2 for PGOOD is OFF and the Blue LED D3 for FS0B is OFF.
- 4. Open the GUI and start the connection.
  - · Click on Test Mode button while grey to turn green.
  - Emmulation Mode button activates after.



5. Check that the GUI has detected Debug mode in the USB and device status bar:



6. The equipment is now set to Test mode.

KITPF09FRDMEVB Evaluation board

#### 7.3.3.3 Test mode deactivation

Once activated, Test mode can be deactivated using the GUI by clicking on the green Test mode button from the Connection toolbar, removing power or by writing via I<sup>2</sup>C the SYS\_Diag(0x82) with 0x20, read and confirm a 0x04 value, this will set the device in normal mode.

## 7.3.3.4 Test mode operation

Operating in Test mode allows the user to create and test a preliminary version of a desired configuration in the Mirror registers, prior to submitting the configuration to the OTP fuse burning process.

There are two ways to load Mirror registers:

- With a TBB script via SCRIPT tool. See Generate a TBB script.
- With the MIRROR tool. See OTP and Mirror registers.

These methods are functional with an empty or burned part. The procedure is explained in Section 7.7.

#### 7.3.4 Emulation mode

#### 7.3.4.1 Emulation mode definition

Emulation mode has the same capabilities as Test mode, plus diagnostic capabilities. Emulation mode requires **VDDOTP** = +8 V and valid Test mode keys sent by  $I^2$ C.

When the Mirror registers configuration is done, the user can move back to Normal mode to power up the device with the given configuration.

### 7.3.4.2 Test mode activation: hardware and software

In order to start the device with a configuration loaded in the Mirror registers, follow the instructions below:

- 1. Set the default jumper configuration. See Section 7.1.
- 2. Plug the USB cable between the PC and the board.
  - The Red LED D11 for OTP 8 V generation is ON, the Blue LED D8 for OTP 5V generation is Off and the Green LED D12 for VIN is OFF.
  - The Green LED D13 for INTB is OFF, the Green LED D2 for PGOOD is OFF and the Blue LED D3 for FS0B is OFF.
- 3. Apply power supply VBAT.
  - The Red LED D11 for OTP 8 V generation is OFF, the Blue LED D8 for OTP 5V generation is Off and the Green LED D12 for VIN is ON.
  - The Green LED D13 for INTB is ON, the Green LED D2 for PGOOD is OFF and the Blue LED D3 for FS0B is OFF.
- 4. Open the GUI and start the connection.
  - a. Click Emulation Mode button while grey to turn green.



5. Check that the GUI has detected Emulation mode in the USB and device status bar:

UM12292

#### KITPF09FRDMEVB Evaluation board



6. The equipment is now set to Emulation mode

#### 7.3.4.3 Test mode deactivation

Once activated, Test mode can be deactivated using the GUI by clicking on the green Emulation mode button from the Connection Toolbar, removing power or by writing via I2C the SYS\_Diag(0x82) with 0x20, read and confirm a 0x04 value, this will set the device in normal mode.

### 7.3.4.4 Test mode operation

Operating in Emulation mode allows the user to create and test a preliminary version of a desired configuration in the Mirror registers, prior to submitting the configuration to the OTP fuse burning process.

There are two ways to load Mirror registers:

- With a TBB script via SCRIPT tool. See Generate a TBB script
- With the MIRROR tool. See <u>OTP and Mirror registers</u>


These methods are functional with an empty or burned part. The procedure is explained in section 7.7.

## 7.4 Generate a TBB script

A TBB file is needed to burn OTP fuse or to emulate an OTP configuration by filling the Mirror registers through the Script tool.

To generate a TBB file, follow the procedure:


- 1. Go to OTP tool from the Tool Access bar:
- 2. Configure the OTP parameters to fit the application's needs or import OTP configuration from a previously saved CFG file. Be aware that the displayed parameters differ depending on selected device type (ASIL B or QM) in Program Details box.
- 3. Enter Customer and Program details in the window on the right side.
- 4. When done, export directly the OTP configuration to a TBB script by clicking **Export** in the Framework settings bar and choosing TBB:
- 5. Select the desired folder to save the TBB script:



**Note:** The script file must have a "PF09" prefix, with "aaa" being the part version and "y" the revision of the part version.

6. TBB is now generated and saved.

#### KITPF09FRDMEVB Evaluation board




## 7.5 First-start procedure: configure Watchdog as Infinite Time Out

This procedure is to be used as a first-start and allows the user to enter system-level Normal mode execution with the Watchdog configured with infinite timeout and window fully opened (equivalent to disabled).


- 1. Set up and connect the KITPF09FRDMEVB to the GUI using Section 7.1 and Section 7.2.
- 2. If the PF09 part is empty or if the configuration loaded from OTP should be modified:
  - a. Enter test mode using Section 7.3.3.
  - b. Load a configuration in MIRROR tool, then write the configuration in the Mirror registers.
  - c. Exit test mode from the Connection toolbar.
- Go to ACCESS→PMIC Config and click Read all to check that the device is in Normal, Debug, and INIT mode.
- 4. Go to ACCESS→PMIC Config→WD and configure WD\_NOK\_MAX(OTP) with Development mode. Figure 84 shows the location of the watch dog parameter to update in ACCESS tool:

#### KITPF09FRDMEVB Evaluation board



## 7.6 OTP and Mirror registers

The device incorporates one OTP block for configuration. The OTP block is shared for main parameters and fail-safe parameters. Two sectors, OTP and MTP, are available so the device can be fused twice. The device configuration scheme is shown in Figure 85.



At device start up, the content of the last-programmed sector is loaded into the Mirror registers. The Mirror registers content is accessible from the NXP GUI. See <u>Section 6.5.5</u>. The NXP GUI manages the Mirror configuration, which facilitates access and content manipulation for OTP emulation. See <u>Section 7.7</u>.

The NXP GUI provides a tool to perform OTP programming, see <u>Section 7.8</u>. The first sector to be burned is S1, the second is S1bis. The NXP GUI automatically manages the second sector programming. It is not possible

to revert to the previous sector. Once the user has reached MTP, it is not possible to burn the part again. However, OTP emulation mode is still available.

## 7.7 Operate OTP emulation by loading configuration in the Mirror registers

Mirror registers are an emulation of device registers (OTP/MTP). Mirror registers can be read/written multiple times, whereas device configuration registers can be burned twice.

Mirror registers can be read and written in Test mode only. See Section 7.3.

In case of a power-on reset, the Mirror registers are reset to the default OTP configuration (empty if OTP sectors not burned).

The MIRROR tool provides access to all Mirror registers with a similar disposition to OTP tool.

KITPF09FRDMEVB Evaluation board

## 7.7.1 Modify the Mirror registers with a TBB script

From a Test/Emulation mode active environment, the Mirror registers can be configured using the SCRIPT tool. See <u>Section 6.5.4</u>.

1. Open the configuration file:



**Note:** The script file must have a "PF09" prefix, with "aaa" being the part version and "y" the revision of the part version.

2. In the SCRIPT tool, click **OPEN** (fourth button) in the Script bar to load the TBB script file into the Script command window.



**Note:** The script file must have a "PF09" prefix, with "aaa" being the part version and "y" the revision of the part version.

3. To execute the TBB script, click **RUN** (first button) in the bar at the bottom of the Script command window:



4. Deactivate Test mode to start device with given configuration and load the I<sup>2</sup>C functional registers with the Mirror registers content.


As a crosscheck, open the ACCESS tool and check the fields in the Regulators tab, for example. If the operation completed without problems, all fields should display expected configuration.

### 7.7.2 Modify the Mirror registers with the MIRROR tool

To configure the Mirror registers, the MIRROR tool can be used to write/read directly into Mirror registers. See Section 6.5.5. This requires Test mode to be activated.

1. Open the MIRROR tool from the tool access bar:

#### KITPF09FRDMEVB Evaluation board



- 2. Configure Mirror registers to fit the application or load an existing configuration by importing a CFG file.

  Note: It is possible to load a configuration from a previously made configuration saved as a CFG file, using the Load CFG button in the top-right corner of the Mirror tool.
- 3. Once done, click **Write All**. As a crosscheck, click **Read all**. If the operation completed without problems, all fields should display expected configuration.
- 4. Deactivate test mode to load the Mirror registers with the given configuration and start the device.

  Note: It is possible to save a current mirror registers configuration as a CFG file, using the Save CFG button in the top-right corner of the Mirror tool.

## 7.8 Programming an OTP configuration

The PROG tool is used to permanently burn the PF09 fuses with the customer's OTP configuration from a TBB script file. See Section 6.5.3.

The TBB script can be generated from an OTP configuration. See Section 7.4.

**Note:** The script file must have a "PF09" prefix, with "aaa" being the part version and "y" the revision of the part version.


An PF09 device can be burned just twice.

Requirement: Make sure that the socket contains a device that has not yet been burned before starting the burning process.

Follow this procedure to verify that the part is empty:

- 1. Set the default jumper configuration. See Section 7.1.
- 2. Plug the USB cable between the PC and the board.
- 3. Apply power supply VBAT.
- 4. Open the GUI and start the connection.
- 5. Switch to Test/Emulation mode.
- 6. Open the PROG tool from the tool access bar.
- 7. Make click in "Read" in the "Fuse Box status" section.
- 8. Check the flags in the Sector flags section of the Fuse box status window. See Section 6.5.3.

#### KITPF09FRDMEVB Evaluation board



The device is empty and capable of being burned. It is not fused.

<u>Figure 91</u> shows the Sector Flags status in the Programming interface for a VOTP section burned. It is VOTP fused.




Figure 92 shows the Sector flags status in the Programming interface for a part burned once. It is OTP fused.

## KITPF09FRDMEVB Evaluation board





Figure 93 shows the Sector flags status in the Programming interface for a part burned twice. It is MTP fused.



### Programming procedure:

- 1. Set the default jumper configuration. See Section 7.1.
- 2. Plug the USB cable between the PC and the board.
- 3. Apply power supply VBAT.
- 4. Open the GUI and start the connection.
- 5. Switch to Test/Emulation mode.
- 6. Open the PROG tool from the tool access bar.
- 7. Select TBB File
- 8. Click **Program** to start the burning process.

## 7.9 Save a routine from Log window then Run it as a Script

The Log window shows the requests and answers transiting between the KL25Z MCU and the PF09 device. The commands are sent using I<sup>2</sup>C.

Requests are sent to PF09 after a user action on the graphical interface. Answers are received by MCU, then displayed to the user in the graphical interface. These exchanges are stored in the Log file.

UM12292

#### KITPF09FRDMEVB Evaluation board

When the user must operate the same routine multiple times on the device, for example to automate loading the Mirror registers, as shown in <u>Figure 48</u>, it is possible to record the actions from the Log file then run the routine later as a Script.

In the Script .txt file, it is possible to add:

- A delay between successive commands using DELAY:xx command with xx the delay in milliseconds.
- A pause in the script, for example to have time to change hardware configuration between two commands, using PAUSE command.
- A comment in the script using // at line start.

# 8 Revision history

Document ID	Release date	Description
UM12292 v.1.0	20 November 2025	Initial release

#### KITPF09FRDMEVB Evaluation board

# **Legal information**

#### **Definitions**

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <a href="mailto:PSIRT@nxp.com">PSIRT@nxp.com</a>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

 $\ensuremath{\mathsf{NXP}}\xspace \ensuremath{\mathsf{B.V.}}\xspace - \ensuremath{\mathsf{NXP}}\xspace \ensuremath{\mathsf{B.V.}}\xspace$  is not an operating company and it does not distribute or sell products.

#### **Trademarks**

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

## KITPF09FRDMEVB Evaluation board

# **Tables**

Tab. 1.	Configuration Jumpers	7	Tab. 7.	RSTB configuration	10
Tab. 2.	Phoenix Contact/PCB terminal functions		Tab. 8.	Output voltage	10
Tab. 3.	Access point functions	8	Tab. 9.	MCU communication I2C selection	10
Tab. 4.	Voltage selection and configuration		Tab. 10.	Test points list	
Tab. 5.	PWRON configuration		Tab. 11.	Tool access bar	
Tab. 6.	FCCUx configuration		Tab. 12.	Mode entry hardware conditions	
Figur	es				
Fig. 1.	Overview diagram of communication		Fig. 44.	OTP program details	30
	between PF09 and NXP GUI	3	Fig. 45.	PROG tool	
Fig. 2.	Location of key KITPF09FRDMEVB –		Fig. 46.	SCRIPT tool	
3	components	5	Fig. 47.	Script command window	
Fig. 3.	Location of key KITPF09FRDMEVB		Fig. 48.	Generate an OTP – mirror registers writing	
Ü	components	6	Ü	script example (OTP-Script)	33
Fig. 4.	KITPF09FRDMEVB LED signaling		Fig. 49.	Script command panel help	
Fig. 5.	KITPF09FRDMEVB -Test points		Fig. 50.	Using the SCRIPT tool	
Fig. 6.	GUI folder list		Fig. 51.	Script commands window	
Fig. 7.	NXP GUI-version-Setup.exe	14	Fig. 52.	Script results window	
Fig. 8.	GUI setup window	14	Fig. 53.	MIRROR tool	
Fig. 9.	GUI Licence agreement		Fig. 54.	ACCESS tool	36
Fig. 10.	GUI choose components to install		Fig. 55.	Register map menu	37
Fig. 11.	GUI choose install location		Fig. 56.	Register content window	
Fig. 12.	Complete setup	16	Fig. 57.	Accessing one register content using Read	
Fig. 13.	Launch the GUI	17		and Write buttons	38
Fig. 14.	GUI settings	18	Fig. 58.	Accessing one register content using Bit-	
Fig. 15.	GUI framework	19	•	Map Dialog	39
Fig. 16.	Framework settings bar	19	Fig. 59.	Read/Write/Reset bar	
Fig. 17.	Framework settings bars		Fig. 60.	SW Regulators tab	40
Fig. 18.	File menu		Fig. 61.	SW Regulators tab	
Fig. 19.	View menu - display		Fig. 62.	Sequence Tab	
Fig. 20.	View menu - show		Fig. 63.	Clock tab	42
Fig. 21.	View menu - naming conventions	21	Fig. 64.	PMIC tab	42
Fig. 22.	Import/export menu	21	Fig. 65.	Interrupts tab	43
Fig. 23.	Help menu	22	Fig. 66.	Functional safety tab	43
Fig. 24.	Connection toolbar	22	Fig. 67.	Status tab	44
Fig. 25.	Device connection – Start/stop	22	Fig. 68.	Measurement tab	45
Fig. 26.	Not detected	22	Fig. 69.	PMIC ID	45
Fig. 27.	Disconnected	23	Fig. 70.	IO PINS tool	46
Fig. 28.	Connected		Fig. 71.	USB cable plugged in, communication not	
Fig. 29.	Watchdog enablement and configuration	23		established yet / USB cable not plugged in	47
Fig. 30.	Communication configuration	24	Fig. 72.	USB cable plugged in, communication	
Fig. 31.	Watchdog management	24		established	47
Fig. 32.	Enable watchdog refresh unchecked	24	Fig. 73.	Open the GUI and start the connection	48
Fig. 33.	USB and device status bar	25	Fig. 74.	Start GUI in Run mode	49
Fig. 34.	Tool access bar	25	Fig. 75.	GUI in Run mode	49
Fig. 35.	POWER Tool	26	Fig. 76.	Active Debug mode	50
Fig. 36.	OTP tool main panel	27	Fig. 77.	Debug mode Activated	
Fig. 37.	Power sequence configuration		Fig. 78.	Activate Test mode	
Fig. 38.	SW Regulator tab	28	Fig. 79.	Test mode active	51
Fig. 39.	SW Regulator tab		Fig. 80.	Active Emulation Mode	52
Fig. 40.	LDO regulators tab		Fig. 81.	Emulation mode active	
Fig. 41.	VMON and VAON tab		Fig. 82.	Save folder	53
Fig. 42.	Program ID tab	29	Fig. 83.	TBB script	
ı ıy. <del>4</del> 2.				1 BB 0011pt	

# KITPF09FRDMEVB Evaluation board

Fig. 85.	Device configuration block diagram 55	Fig. 90.	Sector flags status for an empty part	. 58
Fig. 86.	Save folder56	Fig. 91.	Sector flags status for VOTP programming	. 58
Fig. 87.	Script bar: Open56		Sector flags status for OTP programming	
Fig. 88.	Script bar: Run56	Fig. 93.	Sector flags status for MTP programming	. 59
Fig. 89.	MIRROR tool57	· ·		

## KITPF09FRDMEVB Evaluation board

## **Contents**

1 2	IntroductionFinding kit resources and information on the NXP website		6.5.4.4 6.5.5 6.5.6	Script results window	35
2.1	Collaborate in the NXP community		6.5.6.1	Register map	
3	Getting ready		6.5.6.2	SW Regulators	
<b>3</b> .1			6.5.6.3	LDO Regulators	
	Kit contents				
3.2	Additional hardware		6.5.6.4	Sequence	
3.3	Minimum system requirements		6.5.6.5	Clock tab	
3.4	Software		6.5.6.6	PMIC Configuration Tab	
4	Getting to know the hardware		6.5.6.7	Interrupts	
4.1	Kit overview		6.5.6.8	Functional safety	
4.2	Board features		6.5.6.9	Status tab	
4.3	KITPF09FRDMEVB featured components		6.5.6.10	Measurement Tab	
4.4	KITPF09FRDMEVB evaluation board		6.5.6.11	PMIC ID	
4.4.1	Voltage selection and configuration		6.5.7	I/O PINS	45
4.4.2	Power on configuration		7	Setting up and running the	
4.4.3	External power monitoring	10		KITPF09FRDMEVB	46
4.4.4	RSTB pullup	10	7.1	Setting up the KITPF09FRDMEVB	46
4.4.5	Output voltages	10	7.2	Connecting the KITPF09FRDMEVB to the	
4.4.6	MCU communication I2C selection	10		GUI	47
4.4.7	Debug and OTP configuration	11	7.3	Operation modes	47
4.4.8	LED signaling		7.3.1	Run mode	
4.4.9	Test points		7.3.1.1	Run mode definition	
4.4.10	Schematic layout and bill of materials		7.3.1.2	Run mode activation	
5	Installing and configuring software tools		7.3.1.3	With the GUI using mode selection in	
5.1	Flashing KL25Z MCU GUI firmware		7.0.1.0	Connection toolbar (recommended)	48
5.2	Installing the PF09 NXP GUI software	10	7.3.1.4	Without the GUI (hardware only)	
J.Z	package	13	7.3.1.4	Debug mode	
5.3	Launching the PF09 NXP GUI		7.3.2.1		
5.3 <b>6</b>			7.3.2.1 7.3.2.2	Debug mode definition	
	PF09 NXP GUI			Debug mode activation	48
6.1	NXP GUI framework window		7.3.2.3	With the GUI using mode selection in	4.0
6.2	Framework settings bar		7001	Connection toolbar (recommended)	
6.2.1	File menu item		7.3.2.4	Without the GUI (hardware only)	
6.2.2	View menu item		7.3.2.5	Debug mode deactivation	
6.2.3	Import/export menu item		7.3.3	Test mode	
6.2.4	Help menu item		7.3.3.1	Test mode definition	51
6.3	Connection toolbar		7.3.3.2	Test mode activation: hardware and	
6.3.1	Device connection			software	
6.3.2	I2C communication configuration		7.3.3.3	Test mode deactivation	
6.3.3	Watchdog management	24	7.3.3.4	Test mode operation	52
6.3.3.1	Watchdog enablement and configuration	24	7.3.4	Emulation mode	
6.3.3.2	Watchdog configuration on MCU side	24	7.3.4.1	Emulation mode definition	52
6.4	USB and device status bar		7.3.4.2	Test mode activation: hardware and	
6.5	Tools access bar			software	52
6.5.1	POWER		7.3.4.3	Test mode deactivation	53
6.5.2	OTP		7.3.4.4	Test mode operation	
6.5.2.1	OTP parameters setting window		7.4	Generate a TBB script	
6.5.2.2	OTP Details window		7.5	First-start procedure: configure Watchdog	00
6.5.3	PROG		7.0	as Infinite Time Out	5/
6.5.3.1	Device programming configuration window .	-	7.6	OTP and Mirror registers	
6.5.3.1	OTP mode window		7.0 7.7		00
	Fuse Box Status window		1.1	Operate OTP emulation by loading	E
6.5.3.3			774	configuration in the Mirror registers	
6.5.4	SCRIPT		7.7.1	Modify the Mirror registers with a TBB script	. 56
6.5.4.1	Log window		7.7.2	Modify the Mirror registers with the	
6.5.4.2	Script commands panel			MIRROR tool	
6.5.4.3	Script Commands window	35	7.8	Programming an OTP configuration	57

## KITPF09FRDMEVB Evaluation board

7.9	Save a routine from Log window then Run it			
	as a Script	59		
8	Revision history	60		
	Legal information			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.