UM11650

KIT-TPLSNIFEVB tool

Rev. 2 — 23 June 2023

User manual

Document information

Information	Content
Keywords	TPL, ETPL, electrical transport protocol link, decoder, TPL sniffer
Abstract	This document helps users understand how to use the KIT-TPLSNIFEVB to acquire ETPL communications.



KIT-TPLSNIFEVB tool

Revision history

Rev	Date	Description
2		 Updated vocabulary throughout the document Updated mentions of software decoder available throughout the document
1	20210804	initial version

IMPORTANT NOTICE

For engineering development or evaluation purposes only

NXP provides the product under the following conditions:

This evaluation kit is for use of ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY.



It is provided as a sample IC pre-soldered to a printed-circuit board to make it easier to access inputs, outputs and supply terminals. This evaluation board may be used with any development system or other source of I/O signals by connecting it to the host MCU computer board via off-the-shelf cables. This evaluation board is not a Reference Design and is not intended to represent a final design recommendation for any particular application. Final device in an application heavily depends on proper printed-circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality.

The product provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end device incorporating the product. Due to the open construction of the product, it is the responsibility of the user to take all appropriate precautions for electric discharge. In order to minimize risks associated with the customers' applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact NXP sales and technical support services.

KIT-TPLSNIFEVB tool

1 Introduction


The KIT-TPLSNIFEVB, also called transport protocol link (TPL) sniffer is working with a logic analyzer (preferably a Saleae logic analyzer) and its software to help analyze electrical transport protocol link (ETPL) signals.



Placed in any ETPL bus, it non-intrusively listens to all messages and monitors the frame traffic on the bus (the TPL sniffer works in listen mode only). The corresponding received data [in serial peripheral interface (SPI) format] is available on the analyzer output connector (see Figure 6), to be connected to a logic analyzer and its software which provides further analysis of such data.

Additionally, plug-ins and extensions for the Saleae logic analyzer software are available to decode TPL frames. Visit http://www.nxp.com/KIT-TPLSNIFEVB for additional details.

KIT-TPLSNIFEVB tool



Note: This product has not undergone formal EU electromagnetic compatibility (EMC) assessment. As a component used in a research environment, it is the responsibility of the user to ensure the finished assembly does not cause undue interference when used and cannot be CE marked unless assessed.

2 Finding kit resources and information on the NXP website

NXP Semiconductors provides online resources for this tool and its supported devices on its website. The information page for the KIT-TPLSNIFEVB tool provides overview information, documentation, software and tools, parametrics, ordering information and a Getting Started tab. The Getting Started tab provides quick-reference information applicable to using the KIT-TPLSNIFEVB tool, including the downloadable assets referenced in this document.

2.1 Collaborate in the NXP community

The NXP community is for sharing ideas and tips, ask and answer technical questions, and receive input on just about any embedded design topic.

KIT-TPLSNIFEVB tool

3 Getting ready

3.1 Kit contents

- · Assembled and tested TPL sniffer dongle in anti-static bag
- · A logic analyzer connection cable with 8-pin headers
- · An ETPL bus connection twisted cable with 2-pin headers



3.2 Additional hardware and software

The TPL sniffer requires only a 5.0 V with 50 mA (average) and 150 mA (peak) power supply through a USB Micro-B connector (for example, a power bank, or a USB cable connected to a computer).

To analyze the data sourced from the TPL sniffer a logic analyzer (for example, Saleae logic analyzer) is required along with its software.

Optionally, plug-ins and extensions to add to the Saleae logic analyzer software have been developed in order to decode TPL frames. For additional details, go to http://www.nxp.com/KIT-TPLSNIFEVB.


4 Getting to know the hardware

4.1 KIT-TPLSNIFEVB features

- Internal galvanic isolation between the ETPL function and rest of the circuits
- Connection to any point of the monitored ETPL bus
- · Minimal loading of the ETPL line
- Logic analyzer connection, with a provided cable pin-to-pin compatible with the Saleae Logic 8 and Logic Pro 8/16 analyzer series
- Powered through a USB connector by a 5.0 V source, typically a USB power bank, or a USB cable connected to a computer
- · Integrated keep-alive function to avoid power bank self shut-off

KIT-TPLSNIFEVB tool

4.2 Block diagram



4.3 Schematics

The schematics for the KIT-TPLSNIFEVB tool are available at http://www.nxp.com/KIT-TPLSNIFEVB.

5 Configuring the hardware

The TPL sniffer exposes a set of connectors on two sides. One side is dedicated to the ETPL bus connection and on the other side all other connectors are present. The two sides are galvanically isolated from each other: the ETPL bus connectors are isolated from all other accessible points on the housing.

5.1 Connecting to the ETPL bus

As shown in <u>Figure 4</u>, the ETPL connectors are on one side of the housing and are marked TPL_IN and TPL_OUT with a polarity indication + and -. The correct polarity of the connection is mandatory for the proper functioning of the sniffer and, in most cases, also for the system to be sniffed.

Conversely, the terms IN and OUT are conventional and the two connectors are electrically in parallel inside the TPL sniffer. They are physically duplicated to make it easier to connect the wires in certain use cases. If there is a daisy chain, the original ETPL bus is cut and the two ends must be plugged onto the receptacles of the TPL sniffer shown in Figure 5. In other cases, for example, when the ETPL bus has only one differential end available for connection to the TPL sniffer, there is no difference between the TPL_IN and TPL_OUT connectors, as long as the polarity is respected.

As a rule, if a stub is created from the original ETPL bus, its length should be as short as possible.

UM11650

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

KIT-TPLSNIFEVB tool

Note: The two ETPL interface connectors are named J1 and J2 in the schematic diagram.



5.1.1 Optional ETPL bus loading

The TPL sniffer is designed to add minimal load to the ETPL bus by default. Therefore, it does not add any termination impedance and the differential load seen from the bus is that of an input impedance of the MC33664 reflected on the high-voltage side by the 1 : 1 ratio T1 isolation transformer.

If an interface other than the default one is desired, some settings are possible on the printed-circuit board (PCB):

- The two jumpers JP1 and JP2 on the bottom side, should be closed (with a drop of solder) if a standard 150 Ω termination is desired.
- Additional component footprints are available on the top side of the PCB to accommodate different loads on the ETPL bus interface. These footprints are R13 [default do not populate (DNP)] and R14 and R15 (default 0 Ω).

Note: If the board must be modified and then powered without housing, proceed with caution.

5.2 Power and data connections

The side of the case opposite the ETPL connectors has all the other available connectors of the TPL sniffer.

- The GND banana plug: used to connect, if necessary, the GND of the TPL sniffer to another potential. It is labeled J5 in the schematics.
 - In some cases of use, the whole system including, for example, the TPL sniffer, the power supply, the logic analyzer, and the associated PC, could be an electrically floating block. This connector allows the ground potential of the system (the TPL sniffer and anything else that has its ground connected to the TPL sniffer ground) to be set to any other convenient potential: the protective earth or the vehicle chassis ground (KL31).
- The data-out 8-pin connector: buffered SPI signals to be routed to the logic analyzer. It is labeled J3 in the schematics. See Section 5.2.1 "Connecting to the logic analyzer" for more details.
- The power on LED indicator
- The USB Micro-B connector: to connect to a 5.0 V source. It is labeled J4 in the schematics.

UM11650

KIT-TPLSNIFEVB tool



5.2.1 Connecting to the logic analyzer

The data output connector (J3) is an 8-pin 4 × 2 male connector used as an interface to the logic analyzer, to transfer TPL messages converted to SPI format.

The signals are all unidirectional and their direction is from the TPL sniffer (output) to the logic analyzer (input).

The TPL sniffer is designed such that the cable connection to the logic analyzer can be relatively long, with a maximum length of 2 m. The connection is also designed to be without loss of signal integrity and therefore maintaining the logic and timing information.

This statement is only true if the following two rules are both satisfied:

- The cable used for the connection must have a characteristic impedance of 100 Ω. This impedance is the impedance normally found on standard IDC ribbon cables.
- The logic analyzer side of the cable should only be loaded with high-impedance terminations. These terminations can be a high-Z input from an oscilloscope, for example, 15 pF || 1 M Ω , or 5 pF || 10 M Ω (better), or digital inputs from a logic analyzer (for example, 10 pF || 2 M Ω).

Failure to follow these rules does not guarantee proper operation of the TPL sniffer, unless the cable length is considerably short (< 15 cm). In this case, reflections in the cable can be neglected.

For signal integrity and electromagnetic interference (EMI) reduction, the data lines are interleaved with the ground potential with the pinout described in Table 1.


The TPL sniffer data output lines and the ETPL inputs are internally protected by electrostatic discharge (ESD) suppression devices. Nevertheless, standard electrostatic precautions should be taken when handling and using the TPL sniffer.

The pin assignment for the data output connector is described in Table 1.

KIT-TPLSNIFEVB tool

Table 1. Analyzer connector (J3) pin assignment

Pin	Signal	Description
1	INTB	SPI interrupt signal
2	GND	ground
3	RXCLK	SPI bus clock
4	GND	ground
5	RXDATA	SPI bus data
6	GND	ground
7	RXCSB	SPI chip select
8	GND	ground



The supplied 8-pin connection cable should be plugged into the ANALYZER connector with the blue wires on top (NXP logo side) and the black wires on the bottom.

5.2.1.1 Interfacing with the Saleae logic analyzer

The supplied 8-pin connectors cable is fitting the Saleae Logic 8 and Logic Pro 8/16 analyzer series input connectors. To connect to the Saleae logic analyzer, the cable should be plugged with the blue wires on top (Saleae logo side) and the black wires on the bottom.

KIT-TPLSNIFEVB tool



Saleae provides a software interface with its product to help decode the acquired signals. To learn more, visit the <u>Saleae website</u>.

Plug-ins and extensions for the Saleae logic analyzer software are available to decode TPL frames. Visit http://www.nxp.com/KIT-TPLSNIFEVB for more details.

5.2.2 Powering the TPL sniffer

The TPL sniffer can be powered through the USB Micro-B connector (J4, labeled PWR) by a 5.0 V source with 50 mA (average) and 150 mA (peak). This power supply can typically be a USB power bank, or a USB cable connected to a computer.

5.2.2.1 Power bank keep-alive function

The purpose of the keep-alive feature is to avoid the activation of the automatic shutdown feature found on most consumer USB power banks. Such a shutdown would likely occur due to the limited power consumption of the TPL sniffer circuit alone, in the 10 mA to 20 mA range. Therefore, the sniffer activates an additional 150 mA of internal power consumption with a period of 5.8 seconds and a duty cycle of 20 % (all figures are approximate). This behavior simulates a load large enough to keep most power banks energized.

If the power-on LED indicator goes out shortly after the TPL sniffer is first powered up with a power bank, consider trying another power bank model.

6 Hardware specifications

Table 2. Electrical characteristics

Description	Value
Power supply voltage	5.0 V (± 10 %)
Power consumption	< 50 mA (averaged over 20 seconds)

KIT-TPLSNIFEVB tool

Table 3. Environmental characteristics

Description	Value
Operating temperature	0 °C to 40 °C
Storage temperature	-40 °C to +70 °C
Humidity	5 % to 95 % relative humidity, non-condensing

Table 4. Mechanical characteristics

Description	Value
Enclosure dimensions	72 mm W × 35 mm H × 103 mm D
ETPL connectors (on TPL sniffer)	Molex Micro-Fit 3.0; 2-pin header; reference no. 43650-0213
ETPL connectors (on ETPL cable)	Molex Micro-Fit 3.0; 2-pin receptacle; reference no. 43645-0200 Molex Micro-Fit 3.0; crimp pin; reference no. 43030-0001
Power connector	USB Micro-B receptacle
Data connector (on TPL sniffer)	Amphenol; 4 × 2 header; 2.54 mm; reference no. 75867-132LF
GND connector	Hirschmann; 2 mm test socket; reference no. 930224100

7 References

- [1] **KIT-TPLSNIFEVB** detailed information on this board, including documentation, downloads, and software and tools http://www.nxp.com/KIT-TPLSNIFEVB
- [2] MC33664 product information on MC33664, isolated network high-speed transceiver http://www.nxp.com/MC33664

KIT-TPLSNIFEVB tool

8 Legal information

8.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

8.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. - NXP B.V. is not an operating company and it does not distribute or sell products.

UM11650

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

KIT-TPLSNIFEVB tool

 $\ensuremath{\mathsf{NXP}}$ — wordmark and logo are trademarks of NXP B.V.

8.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

KIT-TPLSNIFEVB tool

Tables

Tab. 1. Tab. 2.	Analyzer connector (J3) pin assignment			
Figur	res			
Fig. 1.	KIT-TPLSNIFEVB3	Fig. 5.	ETPL bus connectors	7
Fig. 2.	TPL sniffer toolchain4	Fig. 6.	Power and data connectors	8
Fig. 3.	Kit contents5	Fig. 7.	Analyzer connector pinout	9
Fig. 4.	TPL sniffer block diagram6	Fig. 8.	Saleae logic analyzer	10

KIT-TPLSNIFEVB tool

Contents

1	Introduction	3
2	Finding kit resources and information on	
	the NXP website	4
2.1	Collaborate in the NXP community	4
3	Getting ready	5
3.1	Kit contents	5
3.2	Additional hardware and software	5
4	Getting to know the hardware	5
4.1	KIT-TPLSNIFEVB features	5
4.2	Block diagram	6
4.3	Schematics	6
5	Configuring the hardware	6
5.1	Connecting to the ETPL bus	6
5.1.1	Optional ETPL bus loading	7
5.2	Power and data connections	7
5.2.1	Connecting to the logic analyzer	8
5.2.1.1	Interfacing with the Saleae logic analyzer	9
5.2.2	Powering the TPL sniffer	10
5.2.2.1	Power bank keep-alive function	10
6	Hardware specifications	10
7	References	11
8	Legal information	12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.