

LIST of FIGURES

Figure Number	Title	Page Number
SECTION 1		
DSP56166 OVERVIEW		
1-1.	DSP56100 Family Product Literature	1-3
1-2.	DSP56166 RAM and ROM Based Functional Block Diagram	1-4
1-3.	DSP56166 RAM based Block Diagram	1-6
1-4.	DSP5616 Core Block Diagram	1-7
1-5.	Data ALU Architecture Block Diagram	1-8
1-6.	AGU Block Diagram	1-9
1-7.	Interrupt Priority Register IPR and IPR2	1-12
1-8.	Programing Model	1-19
1-9.	Status Register Format	1-21
1-10.	Operating Mode Register (OMR)	1-24
SECTION 2		
DSP56166 PIN DESCRIPTIONS		
2-1.	Bus Operations	2-6
2-2.	$\overline{\text{TA}}$ Controlled Accesses	2-7
SECTION 3		
OPERATING MODES		
AND MEMORY CONFIGURATION		
3-1.	External Peripheral Bus Control Register (BCR2)	3-3
3-2.	DSP56166 RAM based Memory Map	3-4
3-3.	DSP56166 ROM Based Memory Map	3-11

List of Figures (Continued)

Figure Number	Title	Page Number
------------------	-------	----------------

SECTION 4 DSP56166 I/O INTERFACE

4-1.	DSP56166 Input/Output Block Diagram	4-4
4-2.	DSP56166 I/O and On-Chip Peripheral Memory Map	4-5
4-3.	DSP56166 I/O Port B and C Programming Models	4-8

SECTION 5 HOST INTERFACE

5-1.	Host Interface Block Diagram	5-4
5-2.	Host Interface - DSP Programming Model	5-6
5-3.	Host Interface - Host Processor Programming Model	5-8

SECTION 6 DSP56166 ON-CHIP SIGMA/DELTA CODEC

6-1.	DSP56166 On-chip $\Sigma\Delta$ Functional Diagram	6-3
6-2.	DSP56166 Codec General Block Diagram	6-5
6-3.	DSP56166 Codec Analog Input and Output Diagram	6-6
6-4.	On-chip Codec Programming Model	6-7
6-5.	On-Chip Codec Programming Model Summary	6-15
6-6.	A/D Comb Filter Transfer Function	6-16
6-7.	Log Magnitude Frequency Response of the A/D Comb Filter for F=2.048 MHz and D=128	6-17
6-8.	Log Magnitude Frequency Response of the A/D Comb Filter in the Band 0-4KHz for F=2.048 MHz and D=128	6-18
6-9.	IIR Decimation and A/D Section Log Magnitude Frequency Response for F=2.048 MHz and D=128	6-20
6-10.	Log Magnitude Frequency Responses of the Three Sections of the D/A F=2048 MHz and D=128	6-21
6-11.	D/A Comb Filter Transfer Function	6-22
6-12.	Log Magnitude Frequency Response of the D/A Comb Filter for F=2.048MHz and D=128	6-23
6-13.	Analog Low-pass Filter Transfer Function	6-24

List of Figures (Continued)

Figure Number	Title	Page Number
6-14.	Log Magnitude Frequency Response of the D/A Analog Low-pass Filter for F=2.048MHz	6-25
6-15.	Log Magnitude Frequency Response of the D/A Section for F=2.048 MHz and D=128	6-26
6-16.	Log Magnitude Frequency Response of the D/A Section for F=2.048 MHz and D=128	6-27
6-17.	IIR Interpolation and D/A Section Log Magnitude Frequency Response for F=2.048 MHz and D=128	6-29

SECTION 7 16-BIT TIMER AND EVENT COUNTER

7-1.	16-bit Timer General Block Diagram	7-4
7-2.	Timer Programming Model	7-5
7-3.	Timer Control Register	7-6
7-4.	Standard Timer Operation with Overflow Interrupt	7-9
7-5.	Standard Timer Disable	7-9
7-6.	Write to the Count Register After Writing to the Preload Register When the Timer is Disabled	7-10
7-7.	Timer Disable After a Write to the Count Register	7-10
7-8.	Write to the Count Register when the Timer is Enabled	7-11
7-9.	Write to DC7-DC0 when the Timer is Enabled	7-12
7-10.	Standard Timer Operation with Compare Interrupt	7-13

SECTION 8 REDUCED SSI (RSSI0 and RSSI1)

8-1.	RSSI External Continuous Clock	8-4
8-2.	RSSI Internal Gated Clock	8-4
8-3.	RSSI External Gated Clock	8-5
8-4.	RSSI Clock Generator Functional Block Diagram	8-5
8-5.	RSSI Frame Sync Generator Functional Block Diagram	8-6
8-6.	Serial Clock and Frame Sync Timing	8-7
8-7.	RSSI Programming Model	8-9
8-8.	Normal Mode Timing	8-20
8-9.	Network Mode Timing (Gated Clock)	8-23
8-10.	Network Mode Timing (Continuous Clock)	8-24

List of Figures (Continued)

Figure Number	Title	Page Number
------------------	-------	----------------

SECTION 9 DSP56166 ON-CHIP PLL

9-1.	On-Chip Frequency Synthesizer Programming Model Summary.	9-8
------	--	-----

APPENDIX A DSP56166 RAM BOOTSTRAP MODES

A-1.	DSP56166 Bootstrap Program Listing	A-5
------	--	-----

APPENDIX B DSP56166 APPLICATION EXAMPLES

B-1.	No Glue Logic, Low Cost Memory Port Bootstrap — Mode 0.	B-2
B-2.	DSP56166 Host Bootstrap Example — Mode 1	B-2
B-3.	32K Words of External Program ROM — Mode 2	B-3
B-4.	Reset Circuit	B-4
B-5.	Reset Circuit Using 555 Timer	B-4

APPENDIX C DSP56166 PROGRAMMING SHEETS