TN00009 ADC design guidelines Rev. 1 — 8 May 2014

Technical note

Document information

Info	Content
Keywords	ADC design guidelines
Abstract	This technical note provides common best practices for board layout required when Analog circuits (which are sensitive to digital noise) are combined with Digital circuits particularly when high-frequency or high- current circuits are involved



Revision history

Rev	Date	Description
1	20140508	Initial version.

Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

TN00009

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.

1. Introduction

The following Design Guidelines provide common best practice for board layout required when Analog circuits (which are sensitive to digital noise) are combined with Digital circuits particularly when high-frequency or high-current circuits are involved.

1.1 Component placement

- Analog circuits should be separated from digital circuits to isolate them from switching noise.
- Noisy and high-frequency components should be located closer to the connectors/power supply.



1.2 Ground strategy

- Use separate grounds for each domain (analog and digital)
- Use ground planes when possible
- If no ground plane is possible, use a "star" layout strategy for ground connections:
 - Provide independent ground current returns when possible.
 - Return paths can be shared (see U1 & U2) for low current/slow speed signals devices.
 - Make traces as wide as possible (the thinnest width will be the "effective" width for this trace, from this point to the end.
 - Avoid ground loops.
 - Digital currents should not pass across analog devices.
 - High-currents and High-speed currents should not pass across analog and lower speed parts.
 - In all cases, traces should be as short as possible, so effective inductance and resistance is low.



- When ground planes are used, use this as a current return path as much as possible.
- Create a separate ground plane for the analog parts, and have both analog and digital ground planes separated with a break.
- Avoid possible loops created between traces for ground return paths on the top-side and the ground plane at the bottom-side of the board.
- In the ground plane, ground currents will flow using the shortest path; if signal traces need to be inserted on the ground plane side of the board, they should be as short as possible and perpendicular to the ground current return paths.
- Even when separate grounds are used for analog and digital domains, only one electrical point should be referred to as the system-wide ground, i.e., both grounds should be connected together at a single point; this is commonly referred to as the chassis. A ferrite bead or inductor would work well for this connection while it will also decouple both circuits.

1.3 Bypass and decoupling capacitors

- A Bypass Capacitor offers a low impedance path to high frequency current flow, reducing the noise current on power supply lines. Usually, a 0.1 uF capacitor will suffice and it should be as close to the device as possible.
- A Decoupling Capacitor provides isolation of two circuits; this will prevent noise from being transmitted from one circuit to the other. It can be used with an inductor, forming a low pass filter. A 10 uF works well in these cases, and it should be connected close to the power supply.



1.4 Power planes

- A Power plane is desirable although is not as critical as a ground plane.
- For two-layer boards, the power plane can be replaced by wider traces (two or three times wider than other traces on the board).

1.5 Multi-layer boards

- Critical and/or complex designs would require Multi-Layer boards.
- In this case, it's highly recommended to use different layers for ground and power planes.
- As many components are SMD (Surface Mounted Device), their connections need to be exposed on one of the external sides of the board (usually the top side), so internal layers can be dedicated to the power and ground planes, thus taking advantage from of the distributed capacitance.
- If more than four layers are used, higher speed signals can be shielded between the ground and power planes. Slower signals can be routed on the outer layers.

1.6 Routing signals

• Do not overlap signals/power/ground from different domains (analog and digital). Otherwise, the distributed capacitance between the overlapping portions will couple high-speed digital noise into the analog circuitry.



- Keep digital signals (especially high-frequency, noisy I/O or high-current) away from the analog signals. Even small capacitances between traces and planes could couple enough noise, not only for the fundamental frequency but also for the higher harmonics.
- High-impedance lines are the most sensitive to injected noise coupled through capacitance formed with close traces which have fast-changing voltages, such as digital clocks. In order to minimize this capacitance, the distance between the two traces should be increased, and both the length and thickness of the trace should be decreased.



- Signal traces (in general) should be as short as possible, in order to minimize both parasitic inductance and capacitance.
- Avoid routing signal lines parallel to each other, in order to minimize crosstalk. If this is necessary, keep them separated by a gap of at least three times the signal trace width.
- Minimize loops between power and ground traces (when no ground plane is used), avoiding the "loop antenna" effect.



• Minimize reflection effect by rounding trace corners.



2. Legal information

2.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

2.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

2.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

Technical note

3. List of figures

Fig 1.	Recommended component placement	3
Fig 2.	Star grounding layout	4
Fig 3.	Bypass and decoupling capacitors	5
Fig 4.	Routing signals	6
Fig 5.	Recommended distance between traces	6
Fig 6.	Recommended return current path	7
Fig 7.	Minimize reflections by rounding the corners	s7

Technical note

4. Contents

1.	Introduction	3
1.1	Component placement	3
1.2	Ground strategy	3
1.3	Bypass and decoupling capacitors	4
1.4	Power planes	5
1.5	Multi-layer boards	5
1.6	Routing signals	5
2.	Legal information	8
2.1	Definitions	8
2.2	Disclaimers	8
2.3	Trademarks	8
3.	List of figures	9
4.	Contents	10

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 8 May 2014 Document identifier: TN00009