## Freescale Semiconductor, Inc.

## MPCxxx Instruction Set

This chapter lists the MPCxxx instruction set in alphabetical order by mnemonic. Note that each entry includes the instruction formats and a quick reference 'legend' that provides such information as the level(s) of the PowerPC architecture in which the instruction may be found-user instruction set architecture (UISA), virtual environment architecture (VEA), and operating environment architecture (OEA); and the privilege level of the instruction-user- or supervisor-level (an instruction is assumed to be user-level unless the legend specifies that it is supervisor-level); and the instruction formats. The format diagrams show, horizontally, all valid combinations of instruction fields.

Note that the architecture specification refers to user-level and supervisor-level as problem state and privileged state, respectively.

## Instruction Formats

Instructions are four bytes long and word-aligned, so when instruction addresses are presented to the processor (as in branch instructions) the two low-order bits are ignored. Similarly, whenever the processor develops an instruction address, its two low-order bits are zero. Bits $0-5$ always specify the primary opcode. Many instructions also have an extended opcode. The remaining bits of the instruction contain one or more fields for the different instruction formats.

Some instruction fields are reserved or must contain a predefined value as shown in the individual instruction layouts. If a reserved field does not have all bits cleared, or if a field that must contain a particular value does not contain that value, the instruction form is invalid.

## Split-Field Notation

Some instruction fields occupy more than one contiguous sequence of bits or occupy a contiguous sequence of bits used in permuted order. Such a field is called a split field. Split fields that represent the concatenation of the sequences from left to right are shown in lowercase letters. These split fields- spr, and tbr—are described in Table 1.

Table 1. Split-Field Notation and Conventions

| Field | Description |
| :--- | :--- |
| spr (11-20) | This field is used to specify a special-purpose register for the mtspr and mfspr instructions. |
| tbr (11-20) | This field is used to specify either the time base lower (TBL) or time base upper (TBU). |

Split fields that represent the concatenation of the sequences in some order, which need not be left to right (as described for each affected instruction) are shown in uppercase letters. These split fields-MB, ME, and SH—are described in Table 2.

## Instruction Fields

Table 2 describes the instruction fields used in the various instruction formats.
Table 2. Instruction Syntax Conventions

| Field | $\quad$Description |
| :--- | :--- |
| AA (30) | Absolute address bit. <br> 0 <br> The immediate field represents an address relative to the current instruction address (CIA). <br> The effective (logical) address of the branch is either the sum of the LI field sign-extended to <br> 32 bits and the address of the branch instruction or the sum of the BD field sign-extended to 32 <br> bits and the address of the branch instruction. <br> The immediate field represents an absolute address. The effective address (EA) of the branch <br> is the LI field sign-extended to 32 bits or the BD field sign-extended to 32 bits. <br> Note: The LI and BD fields are sign-extended to 32. |
| BD (16-29) | Immediate field specifying a 14-bit signed two's complement branch displacement that is <br> concatenated on the right with Ob00 and sign-extended to 32 bits. |
| BI (11-15) | This field is used to specify a bit in the CR to be used as the condition of a branch conditional <br> instruction. |
| BO (6-10) | This field is used to specify options for the branch conditional instructions. |

Table 2. Instruction Syntax Conventions (Continued)

| Field | Description |
| :--- | :--- |
| $r A(11-15)$ | This field is used to specify a GPR to be used as a source or destination. |
| $r B(16-20)$ | This field is used to specify a GPR to be used as a source. |
| Rc (31) | Record bit. <br> 0 Does not update the condition register (CR). <br> 1 <br> Updates the CR to reflect the result of the operation. <br> For integer instructions, CR bits 0-2 are set to reflect the result as a signed quantity and CR bit <br> 3 receives a copy of the summary overflow bit, XER[SO]. The result as an unsigned quantity or <br> a bit string can be deduced from the EQ bit. <br> (Note that exceptions are referred to as interrupts in the architecture specification.) |
| $r D(6-10)$ | This field is used to specify a GPR to be used as a destination. |
| $r S(6-10)$ | This field is used to specify a GPR to be used as a source. |
| SH (16-20) | This field is used to specify a shift amount. |
| SIMM (16-31) | This immediate field is used to specify a 16-bit signed integer. |
| TO (6-10) | This field is used to specify the conditions on which to trap. |
| UIMM (16-31) | This immediate field is used to specify a 16-bit unsigned integer. |
| XO (21-30, <br> $22-30,26-30) ~$ | Extended opcode field. |

## Notation and Conventions

The operation of some instructions is described by a semiformal language (pseudocode). See Table 3 for a list of pseudocode notation and conventions used throughout this chapter.

Table 3. Notation and Conventions

| Notation/Convention | Meaning |
| :--- | :--- |
| $\leftarrow$ | Assignment |
| $\leftarrow$ iea | Assignment of an instruction effective address. |
| $\neg$ | NOT logical operator |
| $*$ | Multiplication |
| $\div$ | Division (yielding quotient) |
| + | Two's-complement addition |
| - | Two's-complement subtraction, unary minus |
| $=, \neq$ | Equals and Not Equals relations |
| $<, \leq,>, \geq$ | Signed comparison relations |
| . (period) | Update. When used as a character of an instruction mnemonic, a period (.) means that <br> the instruction updates the condition register field. |

Table 3. Notation and Conventions (Continued)

| Notation/Convention | Meaning |
| :---: | :---: |
| c | Carry. When used as a character of an instruction mnemonic, a 'c' indicates a carry out in XER[CA]. |
| e | Extended Precision. <br> When used as the last character of an instruction mnemonic, an ' e ' indicates the use of XER[CA] as an operand in the instruction and records a carry out in XER[CA]. |
| - | Overflow. When used as a character of an instruction mnemonic, an 'o' indicates the record of an overflow in XER[OV] and CRO[SO] for integer instructions. |
| $<\mathrm{U},>\mathrm{U}$ | Unsigned comparison relations |
| ? | Unordered comparison relation |
| \&, \| | AND, OR logical operators |
| \\| | Used to describe the concatenation of two values (that is, 010 \|| 111 is the same as 010111) |
| $\oplus$, $\equiv$ | Exclusive-OR, Equivalence logical operators (for example, (a $\equiv \mathrm{b})=(\mathrm{a} \oplus \neg \mathrm{b})$ ) |
| Obnnnn | A number expressed in binary format. |
| 0xnnnn | A number expressed in hexadecimal format. |
| (n) X | The replication of $\mathrm{x}, n$ times (that is, x concatenated to itself $n-1$ times). $(n) 0$ and $(n) 1$ are special cases. A description of the special cases follows: <br> - ( $n$ ) 0 means a field of $n$ bits with each bit equal to 0 . Thus (5)0 is equivalent to 0b00000. <br> - (n) 1 means a field of $n$ bits with each bit equal to 1 . Thus (5) 1 is equivalent to Ob11111. |
| (ra\|0) | The contents of rA if the rA field has the value 1-31, or the value 0 if the rA field is 0 . |
| (rX) | The contents of $\mathbf{r X}$ |
| x[n] | $n$ is a bit or field within x , where x is a register |
| $x^{n}$ | $x$ is raised to the $n$th power |
| ABS(x) | Absolute value of $x$ |
| CEIL(x) | Least integer $\geq \mathrm{x}$ |
| Characterization | Reference to the setting of status bits in a standard way that is explained in the text. |
| CIA | Current instruction address. <br> The 32-bit address of the instruction being described by a sequence of pseudocode. Used by relative branches to set the next instruction address (NIA) and by branch instructions with LK = 1 to set the link register. Does not correspond to any architected register. |
| Clear | Clear the leftmost or rightmost $n$ bits of a register to 0 . This operation is used for rotate and shift instructions. |
| Clear left and shift left | Clear the leftmost $b$ bits of a register, then shift the register left by $n$ bits. This operation can be used to scale a known non-negative array index by the width of an element. These operations are used for rotate and shift instructions. |
| Cleared | Bits are set to 0 . |

Table 3. Notation and Conventions (Continued)

| Notation/Convention | Meaning |
| :---: | :---: |
| Do | Do loop. <br> - Indenting shows range. <br> - "To" and/or "by" clauses specify incrementing an iteration variable. <br> - "While" clauses give termination conditions. |
| Extract | Select a field of $n$ bits starting at bit position $b$ in the source register, right or left justify this field in the target register, and clear all other bits of the target register to zero. This operation is used for rotate and shift instructions. |
| EXTS(x) | Result of extending x on the left with sign bits |
| $\operatorname{GPR}(\mathrm{x})$ | General-purpose registerx |
| if...then...else... | Conditional execution, indenting shows range, else is optional. |
| Insert | Select a field of $n$ bits in the source register, insert this field starting at bit position $b$ of the target register, and leave other bits of the target register unchanged. (No simplified mnemonic is provided for insertion of a field when operating on double words; such an insertion requires more than one instruction.) This operation is used for rotate and shift instructions. (Note that simplified mnemonics are referred to as extended mnemonics in the architecture specification.) |
| Leave | Leave innermost do loop, or the do loop described in leave statement. |
| $\operatorname{MASK}(\mathrm{x}, \mathrm{y})$ | Mask having ones in positions x through y (wrapping if $\mathrm{x}>\mathrm{y}$ ) and zeros elsewhere. |
| MEM ( $\mathrm{x}, \mathrm{y}$ ) | Contents of y bytes of memory starting at address x . |
| NIA | Next instruction address, which is the 32-bit address of the next instruction to be executed (the branch destination) after a successful branch. In pseudocode, a successful branch is indicated by assigning a value to NIA. For instructions which do not branch, the next instruction address is CIA + 4. Does not correspond to any architected register. |
| OEA | PowerPC operating environment architecture |
| Rotate | Rotate the contents of a register right or left $n$ bits without masking. This operation is used for rotate and shift instructions. |
| Set | Bits are set to 1. |
| Shift | Shift the contents of a register right or left $n$ bits, clearing vacated bits (logical shift). This operation is used for rotate and shift instructions. |
| SPR(x) | Special-purpose register x |
| TRAP | Invoke the system trap handler. |
| Undefined | An undefined value. The value may vary from one implementation to another, and from one execution to another on the same implementation. |
| UISA | PowerPC user instruction set architecture |
| VEA | PowerPC virtual environment architecture |

Table 4 describes instruction field notation conventions used throughout this document.
Table 4. Instruction Field Conventions

| The Architecture <br> Specification | Equivalent to: |
| :--- | :--- |
| BA, BB, BT | crbA, crbB, crbD (respectively) |
| D | d |
| DS | ds |
| FXM | CRM |
| RA, RB, RT, RS | rA, rB, rD, rS (respectively) |
| SI | SIMM |
| U IMM |  |
| UI | UIMM |
| I, II, I/I | $0 \ldots 0$ (shaded) |

Precedence rules for pseudocode operators are summarized in Table 5.
Table 5. Precedence Rules

| Operators | Associativity |
| :--- | :--- |
| $x[n]$, function evaluation | Left to right |
| $(n) \times$ or replication, <br> $x(n)$ or exponentiation | Right to left |
| unary,$- \neg$ | Right to left |
| $*, \div$ | Left to right |
| ,+- | Left to right |
| $\\|$ | Left to right |
| $=, \neq,<, \leq,>, \geq,<U,>U, ?$ | Left to right |
| $\&, \oplus, \equiv$ | Left to right |
| $\mid$ | Left to right |
| $-($ range $)$ | None |
| $\leftarrow, \leftarrow$ iea | None |

Operators higher in Table 5 are applied before those lower in the table. Operators at the same level in the table associate from left to right, from right to left, or not at all, as shown. For example, "-" (unary minus) associates from left to right, so $a-b-c=(a-b)-c$. Parentheses are used to override the evaluation order implied by Table 5, or to increase clarity; parenthesized expressions are evaluated before serving as operands.

## MPCxxx Instruction Set

The remainder of this chapter lists and describes the instruction set for the MPCxxx. The instructions are listed in alphabetical order by mnemonic. Figure 1 shows the format for each instruction description page.


## Instruction Description

Note that the execution unit that executes the instruction may not be the same for all PowerPC processors.

Add
add
$r \mathrm{D}, \mathrm{rA}, \mathrm{rB} \quad(\mathrm{OE}=0 \mathrm{Rc}=0)$
add.
$r D, r A, r B \quad(O E=0 R c=1)$
addo
$r D, r A, r B \quad(O E=1 R c=0)$
addo.
$r D, r A, r B \quad(O E=1 R c=1)$


$$
\boldsymbol{r D} \leftarrow(\boldsymbol{r} A)+(\boldsymbol{r} B)
$$

The sum $(\mathrm{rA})+(\mathrm{rB})$ is placed into rD .
The add instruction is preferred for addition because it sets few status bits.
Other registers altered:

- Condition Register (CRO field):

Affected: LT, GT, EQ, SO (if $\mathrm{Rc}=1$ )
Note: CRO field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: SO, OV
(if $\mathrm{OE}=1$ )

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XO |

Add Carrying

| addc | $r D, r A, r B$ | $(O E=0 R c=0)$ |
| :--- | :--- | :--- |
| addc. | $r D, r A, r B$ | $(O E=0 R c=1)$ |
| addco | $r D, r A, r B$ | $(O E=1 R c=0)$ |
| addco. | $r D, r A, r B$ | $(O E=1 R c=1)$ |


| 31 | D | A |  | B | OE | 10 | Rc |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 6 | 10 | 11 | 15 | 16 | 20 | 21 |

$\boldsymbol{r} \mathrm{D}^{\cdot \cdot}(\boldsymbol{r} \mathrm{A})+(\boldsymbol{r} \mathrm{B})$

The sum $(\mathbf{r A})+(\mathbf{r B})$ is placed into $\mathbf{r D}$.
Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if $R c=1$ )
Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA
Affected: SO, OV (if OE = 1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :---: | :---: |
| UISA |  |  | XO |

$\operatorname{adde}_{x}$
Add Extended
adde
rD,rA,rB $\quad(\mathrm{OE}=0 \mathrm{Rc}=0)$
adde.
$r D, r A, r B \quad(O E=0 R c=1)$
addeo
$r D, r A, r B \quad(O E=1 R c=0)$
addeo.
$r D, r A, r B \quad(O E=1 R c=1)$

| 31 |  | D | A | B | OE | 138 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 5 |  |  |  | 21 |  |  |

$\boldsymbol{r D}{ }^{*}(\boldsymbol{r A})+(\boldsymbol{r B})+\mathrm{XER}[\mathrm{CA}]$

The sum $(\mathbf{r A})+(\mathrm{rB})+\mathrm{XER}[\mathrm{CA}]$ is placed into rD .
Other registers altered:

- Condition Register (CRO field):

Affected: LT, GT, EQ, SO (if Rc = 1)
Note: CRO field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA
Affected: SO, OV
(if $\mathrm{OE}=1$ )

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XO |

Add Immediate
addi rD,rA,SIMM

| 14 |  | D | A |  | SIMM |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 |  | 10 | 11 |  | 15 |

```
if rA = 0 then rD * EXTS (SIMM)
else rD " rA + EXTS (SIMM)
```

The sum $(\mathbf{r A} \mid 0)+$ SIMM is placed into $r D$.
The addi instruction is preferred for addition because it sets few status bits. Note that addi uses the value 0 , not the contents of GPRO, if $r A=0$.

Other registers altered:

- None

Simplified mnemonics:
li rD,value
la rD, disp(rA)
subi rD,rA,value
equivalent to
equivalent to
equivalent to
addi rD,0,value
addi rD,rA,disp
addi rD,rA,-value

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | D |

## addic

Add Immediate Carrying
addic rD,rA,SIMM

| 12 |  | D | A |  | SIMM |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 10 | 11 | 15 | 16 | 31 |

$\boldsymbol{r} \mathrm{D}^{*} \quad(\boldsymbol{r} A)+\operatorname{EXTS}(S I M M)$

The sum (rA) + SIMM is placed into rD.
Other registers altered:

- XER:

Affected: CA
Simplified mnemonics:
subic rD,rA, value equivalent to addic rD,rA,-value

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | D |

addic.
Add Immediate Carrying and Record
addic. rD,rA,SIMM

| 13 | D | A |  | SIMM |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 1011 | 1516 | 31 |  |

$\boldsymbol{r}{ }^{*} \quad(\boldsymbol{r A})+\operatorname{EXTS}(S I M M)$

The sum (rA) + SIMM is placed into rD.
Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO
Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA
Simplified mnemonics:
subic.rD,rA, value equivalent to addic.rD,rA,-value

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :---: | :---: |
| UISA |  |  | D |

addis
Add Immediate Shifted
addis rD,rA,SIMM

| 15 |  | D | A |  |  | SIMM |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 10 | 11 | 15 | 16 | 31 |  |

$$
\begin{aligned}
& \text { if } \boldsymbol{r A}=0 \text { then } \boldsymbol{r} D \cdot{ }^{\cdot} \operatorname{EXTS}(S I M M| |(16) 0) \\
& \text { else } \quad \mathbf{r D} \cdot{ }_{(16 A)}{ }^{(16)} \operatorname{EXTS}(S I M M| |(16) 0)
\end{aligned}
$$

The sum $(\mathrm{rA} \mid 0)+(\mathrm{SIMM}| | 0 \times 0000)$ is placed into rD .
The addis instruction is preferred for addition because it sets few status bits. Note that addis uses the value 0 , not the contents of GPRO, if $r A=0$.

Other registers altered:

- None

Simplified mnemonics:
lis rD,value subis rD,rA, value
equivalent to equivalent to
addis rD,0,value addis rD,rA,-value

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | D |

Add to Minus One Extended

| addme | rD,rA | $(\mathrm{OE}=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| addme. | rD,rA | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| addmeo | rD,rA | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| addmeo. | $\mathrm{rD}, \mathrm{rA}$ | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |

Reserved

| 31 | D | A | 00000 | OE | 234 | Rc |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 |  | 10 | 11 | 15 | 16 | 20 | 21 |

$\mathbf{r D}{ }^{*}$ ( $\mathbf{r A}$ ) + XER[CA] - 1

The sum $(\mathrm{rA})+\mathrm{XER}[\mathrm{CA}]+0 x F F F F \_F F F F \_F F F F \_F F F F$ is placed into rD.
Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc=1)
Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA
Affected: SO, OV (if OE = 1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XO |

Add to Zero Extended
addze
rD,rA $\quad(\mathrm{OE}=0 \mathrm{Rc}=0)$
addze.
$r D, r A \quad(O E=0 R c=1)$
addzeo
$r D, r A \quad(O E=1 R c=0)$
addzeo.
$r D, r A \quad(O E=1 R c=1)$

Reserved

$\mathbf{r D}$ " ( $\mathbf{r A}$ ) + XER[CA]

The sum (rA) + XER[CA] is placed into rD.
Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc=1)
Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA
Affected: SO, OV
(if $O E=1$ )

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | XO |



The contents of $\mathbf{r S}$ are ANDed with the contents of $\mathbf{r B}$ and the result is placed into $\mathbf{r A}$. Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc=1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

AND with Complement

| andc | $r A, r S, r B$ | $(R c=0)$ |
| :--- | :--- | :--- |
| andc. | $r A, r S, r B$ | $(R c=1)$ |


| 31 |  | S | A |  | B | 60 | Rc |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 |  | 10 | 11 | 15 | 16 | 20 | 21 |

$\boldsymbol{r A} \leftarrow(\mathbf{r} S)+\neg(\mathbf{r B})$

The contents of $\mathbf{r S}$ are ANDed with the one's complement of the contents of $\mathbf{r B}$ and the result is placed into $\mathbf{r A}$.

Other registers altered:

- Condition Register (CR0 field):
Affected: LT, GT, EQ, SO
(if $\mathrm{Rc}=1$ )

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :---: | :---: |
| UISA |  |  | X |

AND Immediate

```
andi.
rA,rS,UIMM
```

| 28 | S |  | A |  | UIMM |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 10 | 11 | 15 | 16 | 31 |

$\mathbf{r A} \leftarrow(\mathbf{r S}) \&((\underline{16}) 0|\mid$ UIMM $)$

The contents of $\mathbf{r S}$ are ANDed with $0 \times 0000$ || UIMM and the result is placed into rA.
Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | D |

andis.
AND Immediate Shifted

```
andis. rA,rS,UIMM
```

| 29 |  | S | A |  | UIMM |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 |  | 10 | 11 | 15 | 16 | 31 |

```
rA}\leftarrow(\mathbf{rS})+(\mathrm{ UIMM || (16)0)
```

The contents of rS are ANDed with UIMM || $0 \times 0000$ and the result is placed into rA.
Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

| UISA |  |  | D |
| :---: | :---: | :---: | :---: |

$\mathbf{b}_{x}$
Branch

| b | target_addr | $(\mathrm{AA}=0$ LK $=0)$ |
| :--- | :--- | :--- |
| ba | target_addr | $(\mathrm{AA}=1 \mathrm{LK}=0)$ |
| bl | target_addr | $(\mathrm{AA}=0 \mathrm{LK}=1)$ |
| bla | target_addr | $(\mathrm{AA}=1 \mathrm{LK}=1)$ |


target_addr specifies the branch target address.
If $\mathrm{AA}=0$, then the branch target address is the sum of $\mathrm{LI} \| 0 \mathrm{bOO}$ sign-extended and the address of this instruction. If $\mathrm{AA}=1$, then the branch target address is the value $\mathrm{LI} \| 0 \mathrm{~b} 00$ sign-extended. If LK = 1, then the effective address of the instruction following the branch instruction is placed into the link register.

Other registers altered:
Affected: Link Register (LR) (if LK = 1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | I |

bc $x$
Branch Conditional


The BI field specifies the bit in the condition register (CR) to be used as the condition of the branch. The BO field is encoded as described in Table 6.

Table 6. BO Operand Encodings

| BO | Description |
| :---: | :--- |
| $0000 y$ | Decrement the count register (CTR), then branch if the condition is FALSE. |
| $0001 y$ | Decrement the CTR, then branch if the condition is FALSE. |
| $001 z y$ | Branch if the condition is FALSE. |
| $0100 y$ | Decrement the CTR, then branch if the condition is TRUE. |
| $0101 y$ | Decrement the CTR, then branch if the condition is TRUE. |
| $011 z y$ | Branch if the condition is TRUE. |
| $1 z 00 y$ | Decrement the CTR, then branch if the decremented CTR $\neq 0$. |
| $1 z 01 y$ | Decrement the CTR, then branch if the decremented CTR $=0$. |
| $1 z 1 z z$ | Branch always. |

In this table, $z$ indicates a bit that is ignored.
Note that the $z$ bits should be cleared, as they may be assigned a meaning in some future version of the MPCxxx.

The $y$ bit provides a hint about whether a conditional branch is likely to be taken.
target_addr specifies the branch target address.

If $A A=0$, the branch target address is the sum of $B D \| 0 b 00$ sign-extended and the address of this instruction. If $\mathrm{AA}=1$, the branch target address is the value $\mathrm{BD} \| 0 \mathrm{~b} 00$ sign-extended. If $\mathrm{LK}=1$, the effective address of the instruction following the branch instruction is placed into the link register.

Other registers altered:
Affected: Count Register (CTR) $\quad$ (if $\mathrm{BO}[2]=0$ )
Affected: Link Register (LR) (if LK = 1)
Simplified mnemonics:

| blt | target | equivalent to | bc | 12,0,target |
| :--- | :--- | :--- | :--- | :--- |
| bne | cr2,target | equivalent to | bc | 4,10,target |
| bdnz | target | equivalent to | bc | $\mathbf{1 6 , 0}$,target |


| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | B |

Branch Conditional to Count Register


The BI field specifies the bit in the condition register to be used as the condition of the branch. The BO field is encoded as described in Table 7.

Table 7. BO Operand Encodings

| BO | Description |
| :---: | :--- |
| $0000 y$ | Decrement the count register (CTR), then branch if the condition is FALSE. |
| $0001 y$ | Decrement the CTR, then branch if the condition is FALSE. |
| $001 z y$ | Branch if the condition is FALSE. |
| $0100 y$ | Decrement the CTR, then branch if the condition is TRUE. |
| $0101 y$ | Decrement the CTR, then branch if the condition is TRUE. |
| $011 z y$ | Branch if the condition is TRUE. |
| $1 z 00 y$ | Decrement the CTR, then branch if the decremented CTR $\neq 0$. |
| $1 z 01 y$ | Decrement the CTR, then branch if the decremented CTR $=0$. |
| $1 z 1 z z$ | Branch always. |

In this table, $z$ indicates a bit that is ignored.
Note that the $z$ bits should be cleared, as they may be assigned a meaning in some future version of the MPCxxx.

The $y$ bit provides a hint about whether a conditional branch is likely to be taken.

The branch target address is CTR || 0b00.
If $L K=1$, the effective address of the instruction following the branch instruction is placed into the link register.

If the "decrement and test CTR" option is specified $(\mathrm{BO}[2]=0)$, the instruction form is invalid.

Other registers altered:
Affected: Link Register (LR)
(if $\mathrm{LK}=1$ )
Simplified mnemonics:
bltctr bnectr cr2
equivalent to
bectr 12,0
equivalent to

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XL |


| bcIr | $\mathrm{BO}, \mathrm{BI}$ | $(\mathrm{LK}=0)$ |
| :--- | :--- | :--- |
| $\mathbf{b c I r l}$ | $\mathrm{BO}, \mathrm{BI}$ | $(\mathrm{LK}=1)$ |



The BI field specifies the bit in the condition register to be used as the condition of the branch. The BO field is encoded as described in Table 8.

Table 8. BO Operand Encodings

| BO |  |
| :---: | :--- |
| $0000 y$ | Decrement the CTR, then branch if the condition is FALSE. |
| $0001 y$ | Decrement the CTR, then branch if the condition is FALSE. |
| $001 z y$ | Branch if the condition is FALSE. |
| $0100 y$ | Decrement the CTR, then branch if the condition is TRUE. |
| $0101 y$ | Decrement the CTR, then branch if the condition is TRUE. |
| $011 z y$ | Branch if the condition is TRUE. |
| $1 z 00 y$ | Decrement the CTR, then branch if the decremented CTR $\neq 0$. |
| $1 z 01 y$ | Decrement the CTR, then branch if the decremented CTR $=0$. |
| $1 z 1 z z$ | Branch always. |

In this table, $z$ indicates a bit that is ignored.
Note that the $z$ bits should be cleared, as they may be assigned a meaning in some future version of the MPCxxx.

The $y$ bit provides a hint about whether a conditional branch is likely to be taken.
The branch target address is LR[0-29] || 0 b00.
If $\mathrm{LK}=1$, then the effective address of the instruction following the branch instruction is placed into the link register.

Other registers altered:

## Affected: Count Register (CTR) <br> Affected: Link Register (LR) <br> (if $\mathrm{BO}[2]=0$ ) <br> (if $L K=1$ )

Simplified mnemonics:

| bltlr | equivalent to | bcIr | $\mathbf{1 2 , 0}$ |
| :--- | :--- | :--- | :--- |
| bnelr cr2 | equivalent to | bcIr | $\mathbf{4 , 1 0}$ |
| bdnzlr | equivalent to | bcIr | $\mathbf{1 6 , 0}$ |

bdnzlr
equivalent to
bcIr 16,0

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XL |


| 31 | crfD | 0 | L | A | B | 0000000000 | 0 |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 56 | 8 | 9 | 10 | 11 | 15 | 16 | 20 | 21 |

```
a }\leftarrow\operatorname{EXTS}(\boldsymbol{rA}
b}\leftarrow\operatorname{EXTS}(rB
ifa < b then c \leftarrow 0b100
else if a > b then c \leftarrow 0b010
else c < 0b001
CR[4* crfD-4* crfD + 3] \leftarrowc|| XER[SO]
```

The contents of $\mathbf{r A}$ are compared with the contents of $\mathbf{r B}$ treating the operands as signed integers. The result of the comparison is placed into CR field crfD.

Other registers altered:

- Condition Register (CR field specified by operand crfD):

Affected: LT, GT, EQ, SO
Simplified mnemonics:
cmpd $\mathrm{rA}, \mathrm{rB}$
cmpw cr3,rA,rB
equivalent to
cmp 0,1,rA,rB
equivalent to

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

Compare Immediate

```
cmpi crfD,L,rA,SIMM
```

Reserved

| 11 | crfD | 0 | L | A |  | SIMM |  |  |
| :--- | :--- | :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 8 | 9 | 10 | 11 |  | 15 | 16 |

```
a\leftarrow(rA)
ifa < EXTS (SIMM) then c \leftarrow 0b100
else if a > EXTS (SIMM) then c \leftarrow 0b010
else c \leftarrow 0b001
CR[4* crfD-4* crfD + 3] \leftarrowc| | XER[SO]
```

The contents of rA are compared with the sign-extended value of the SIMM field, treating the operands as signed integers. The result of the comparison is placed into CR field crfD.

Other registers altered:

- Condition Register (CR field specified by operand crfD):

Affected: LT, GT, EQ, SO
Simplified mnemonics:

| cmpdirA, value | equivalent to | cmpi $\mathbf{0 , 1 , r A}$, value |
| :--- | :--- | :--- |
| cmpwi cr3,rA, value | equivalent to | cmpi $\mathbf{3 , 0 , r A}$, value |


| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | D |


|  | 31 | crfD | 0 | L | A |  | B |  |  | 32 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\begin{array}{lllllll}5 & 6 & 8 & 9 & 10 & 11\end{array}$ |  |  |  |  | 1516 |  | 2021 |  |  | 31 |
|  | $a \leftarrow r \mathrm{~A}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\mathrm{b} \leftarrow \mathrm{rB}$ |  |  |  |  |  |  |  |  |  |  |
|  | ifa $<\mathrm{U}$ b then $\mathrm{c} \leftarrow 0 \mathrm{Ob} 100$ |  |  |  |  |  |  |  |  |  |  |
|  | else if $\mathrm{a}>\mathrm{U} \mathrm{b}$ then $\mathrm{c} \leftarrow 0 \mathrm{~b} 010$ |  |  |  |  |  |  |  |  |  |  |
|  | else $\quad c \leftarrow 0 \mathrm{~b} 001$ |  |  |  |  |  |  |  |  |  |  |
|  | $\mathrm{CR}[4 * \operatorname{crfD}-4 * \operatorname{crfD}+3] \leftarrow \mathrm{c} \\| \mid \mathrm{XER}[\mathrm{SO}]$ |  |  |  |  |  |  |  |  |  |  |

The contents of rA are compared with the contents of rB , treating the operands as unsigned integers. The result of the comparison is placed into CR field crfD.

Other registers altered:

- Condition Register (CR field specified by operand crfD):

Affected: LT, GT, EQ, SO
Simplified mnemonics:

| cmpldrA,rB | equivalent to | cmpl $0,1, r A, r B$ |
| :--- | :--- | :--- |
| cmplw cr3,rA,rB | equivalent to | cmpl $3,0, r A, r B$ |


| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :---: | :---: |
| UISA |  |  | X |

## cmpli

Compare Logical Immediate
cmpli crfD,L,rA,UIMM

Reserved


The contents of rA are compared with $0 \times 0000| |$ UIMM, treating the operands as unsigned integers. The result of the comparison is placed into CR field crfD.

Other registers altered:

- Condition Register (CR field specified by operand crfD):

Affected: LT, GT, EQ, SO
Simplified mnemonics:
cmpldir A,value equivalent to cmpli $0,1, r A$, value
cmplwi cr3,rA, value equivalent to cmpli $3,0, r A$,value

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | D |

## cntlzw $x$

Count Leading Zeros Word

| cntlzw | rA,rS | $(R c=0)$ |
| :--- | :--- | :--- |
| cntlzw. | rA,rS | $(R c=1)$ |

Reserved

| 31 | S | A | 00000 | 26 | Rc |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 1011 | 1516 | 2021 | 3031 |

```
n\leftarrow\underline{0}
do while n < 32
    if rS[n] = 1 then leave
    n}\leftarrown+
    rA}\leftarrow
```

A count of the number of consecutive zero bits starting at bit $\underline{0}$ of $r S$ is placed into $r A$. This number ranges from 0 to 32 , inclusive.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc=1)
Note: If $R c=1$, then LT is cleared in the CR0 field.

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | X |

Condition Register AND
crand crbD,crbA,crbB

Reserved

|  | 19 |  | crbD |  | crbA |  | crbB |  | 257 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 56 |  | 1011 |  | 1516 |  | 2021 |  | 30 |  |

The bit in the condition register specified by crbA is ANDed with the bit in the condition register specified by crbB. The result is placed into the condition register bit specified by crbD.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand crbD

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XL |

## crandc

Condition Register AND with Complement
crandc crbD,crbA,crbB

Reserved

|  | 19 |  | crbD |  | crbA |  | crbB |  |  | 129 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 5 |  | 10 |  | 15 |  |  | 21 |  |  |  |

The bit in the condition register specified by crbA is ANDed with the complement of the bit in the condition register specified by crbB and the result is placed into the condition register bit specified by crbD.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand crbD

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XL |



The bit in the condition register specified by crbA is XORed with the bit in the condition register specified by crbB and the complemented result is placed into the condition register bit specified by crbD.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand crbD
Simplified mnemonics:
crset $\mathbf{c r b D}$ equivalent to creqv crbD,crbD,crbD

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XL |

## crnand

## Condition Register NAND

crnand crbD,crbA,crbB


The bit in the condition register specified by crbA is ANDed with the bit in the condition register specified by crbB and the complemented result is placed into the condition register bit specified by crbD.
Other registers altered:

- Condition Register:

Affected: Bit specified by operand crbD

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XL |

crnor
Condition Register NOR
crnor crbD,crbA,crbB

Reserved


The bit in the condition register specified by crbA is ORed with the bit in the condition register specified by crbB and the complemented result is placed into the condition register bit specified by crbD.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand crbD
Simplified mnemonics:
crnot crbD,crbA equivalent to crnor crbD,crbA,crbA

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | XL |

Condition Register OR
cror crbD,crbA,crbB


The bit in the condition register specified by crbA is ORed with the bit in the condition register specified by crbB. The result is placed into the condition register bit specified by crbD.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand crbD
Simplified mnemonics:
crmove crbD,crbA equivalent to cror crbD,crbA,crbA

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XL |

## crorc

Condition Register OR with Complement
crorc crbD,crbA,crbB

Reserved

|  | 19 |  | crbD |  | crbA |  | crbB |  |  | 417 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 5 | 1011 |  |  | 1516 | 2021 |  |  |  | 30 |  |

The bit in the condition register specified by crbA is ORed with the complement of the condition register bit specified by crbB and the result is placed into the condition register bit specified by crbD.

Other registers altered:

- Condition Register:

Affected: Bit specified by operand crbD

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XL |

## crXOr

Condition Register XOR
crxor crbD,crbA,crbB

Reserved

|  | 19 |  | crbD |  | crbA |  | crbB |  |  | 193 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 5 | 1011 |  |  | 1516 | 2021 |  |  |  |  |  |

The bit in the condition register specified by crbA is XORed with the bit in the condition register specified by crbB and the result is placed into the condition register specified by crbD.

Other registers altered:

- Condition Register:

Affected: Bit specified by crbD
Simplified mnemonics:
crclr crbD equivalent to crxor crbD,crbD,crbD

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XL |

dcbf
Data Cache Block Flush

```
dcbf rA,rB
```


$E A$ is the sum $(r A \mid 0)+(r B)$.
The dcbf instruction invalidates the block in the data cache addressed by EA, copying the block to memory first, if there is any dirty data in it. If the processor is a multiprocessor implementation and the block is marked coherency-required, the processor will, if necessary, send an address-only broadcast to other processors. The broadcast of the dcbf instruction causes another processor to copy the block to memory, if it has dirty data, and then invalidate the block from the cache.

The action taken depends on the memory mode associated with the block containing the byte addressed by EA and on the state of that block. The list below describes the action taken for the various states of the memory coherency attribute ( M bit ).

- Coherency required
- Unmodified block-Invalidates copies of the block in the data caches of all processors.
- Modified block-Copies the block to memory. Invalidates copies of the block in the data caches of all processors.
- Absent block-If modified copies of the block are in the data caches of other processors, causes them to be copied to memory and invalidated in those data caches. If unmodified copies are in the data caches of other processors, causes those copies to be invalidated in those data caches.
- Coherency not required
- Unmodified block-Invalidates the block in the processor's data cache.
- Modified block-Copies the block to memory. Invalidates the block in the processor's data cache.
- Absent block (target block not in cache)—No action is taken.

The function of this instruction is independent of the write-through, write-back and caching-inhibited/allowed modes of the block containing the byte addressed by EA.

This instruction may be treated as a load from the addressed byte with respect to address translation and memory protection. It may also be treated as a load for referenced and changed bit recording except that referenced and changed bit recording may not occur.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| VEA |  |  | X |

dcbi
Data Cache Block Invalidate
dcbi rA,rB

$E A$ is the sum $(r A \mid 0)+(r B)$.
The action taken is dependent on the memory mode associated with the block containing the byte addressed by EA and on the state of that block. The list below describes the action taken if the block containing the byte addressed by EA is or is not in the cache.

- Coherency required
- Unmodified block-Invalidates copies of the block in the data caches of all processors.
- Modified block-Invalidates copies of the block in the data caches of all processors. (Discards the modified contents.)
- Absent block-If copies of the block are in the data caches of any other processor, causes the copies to be invalidated in those data caches. (Discards any modified contents.)
- Coherency not required
- Unmodified block-Invalidates the block in the processor's data cache.
- Modified block-Invalidates the block in the processor's data cache. (Discards the modified contents.)
- Absent block (target block not in cache)—No action is taken.

When data address translation is enabled, $\operatorname{MSR}[\mathrm{DR}]=1$, and the virtual address has no translation, a DSI exception occurs. The function of this instruction is independent of the write-through and caching-inhibited/allowed modes of the block containing the byte addressed by EA. This instruction operates as a store to the addressed byte with respect to address translation and protection. The referenced and changed bits are modified appropriately. This is a supervisor-level instruction.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| OEA | $\sqrt{ }$ |  | X |

dcbst rA,rB

$E A$ is the sum $(r A \mid 0)+(r B)$.
The dcbst instruction executes as follows:

- If the block containing the byte addressed by EA is in coherency-required mode, and a block containing the byte addressed by EA is in the data cache of any processor and has been modified, the writing of it to main memory is initiated.
- If the block containing the byte addressed by EA is in coherency-not-required mode, and a block containing the byte addressed by EA is in the data cache of this processor and has been modified, the writing of it to main memory is initiated.

The function of this instruction is independent of the write-through and cachinginhibited/allowed modes of the block containing the byte addressed by EA. The processor treats this instruction as a load from the addressed byte with respect to address translation and memory protection. It may also be treated as a load for referenced and changed bit recording except that referenced and changed bit recording may not occur.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| VEA |  |  | X |

dcbt
Data Cache Block Touch
dcbt rA,rB

$E A$ is the sum $(r A \mid 0)+(r B)$.
This instruction is a hint that performance will probably be improved if the block containing the byte addressed by EA is fetched into the data cache, because the program will probably soon load from the addressed byte. The hint is ignored if the block is cachinginhibited. Executing dcbt does not cause the system alignment error handler to be invoked.

This instruction may be treated as a load from the addressed byte with respect to address translation, memory protection, and reference and change recording, except that no exception occurs in the case of a translation fault or protection violation.

The program uses the dcbt instruction to request a cache block fetch before it is actually needed by the program. The program can later execute load instructions to put data into registers. However, the processor is not obliged to load the addressed block into the data cache.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :---: | :---: |
| VEA |  |  | X |

## dcbtst

Data Cache Block Touch for Store
dcbtst rA,rB

$E A$ is the sum $(r A \mid 0)+(r B)$.
This instruction is a hint that performance will be improved if the block containing the byte addressed by EA is fetched into the data cache, because the program will probably soon store into the addressed byte. The hint is ignored if the block is caching-inhibited. Executing dcbtst does not cause the system alignment error handler to be invoked.

This instruction operates as a load from the addressed byte with respect to address translation and protection, except that no exception occurs in the case of a translation fault or protection violation. Also, if the referenced and changed bits are recorded, they are recorded as if the access was a load.

The program uses dcbtst to request a cache block fetch to guarantee that a subsequent store will be to a cached location. The program can later execute store instructions to put data into memory. However, the processor is not obliged to load the addressed cache block into the data cache.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| VEA |  |  | X |

dcbz
Data Cache Block Set to Zero

```
dcbz rA,rB
```


$E A$ is the sum $(r A \mid 0)+(r B)$.
The dcbz instruction executes as follows:

- If the cache block containing the byte addressed by EA is in the data cache, all bytes are cleared.
- If the cache block containing the byte addressed by EA is not in the data cache and the corresponding page is caching-allowed, the cache block is allocated in the data cache (without fetching the block from main memory), and all bytes are cleared.
- If the page containing the byte addressed by EA is in caching-inhibited or writethrough mode, either all bytes of main memory that correspond to the addressed cache block are cleared or the alignment exception handler is invoked. The exception handler clears all bytes in main memory that corresponds to the addressed cache block.
- If the cache block containing the byte addressed by EA is in coherency-required mode, and the cache block exists in the data cache(s) of any other processor(s), it is kept coherent in those caches.

This instruction is treated as a store to the addressed byte with respect to address translation, memory protection, referenced and changed recording and the ordering enforced by eieio or by the combination of caching-inhibited and guarded attributes for a page.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| VEA |  |  | X |

Divide Word

| divw | rD,rA,rB | $(\mathrm{OE}=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| divw. | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| divwo | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| divwo. | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


|  | 31 |  | D |  | A |  | B | OE | E | 491 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 56 |  | 1011 |  | 1516 |  | 202122 |  |  | 3031 |

The dividend is the contents of rA . The divisor is the contents of rB . The 32 -bit quotient is formed and placed in rD. The remainder is not supplied as a result.

Both the operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies the equation-dividend $=$ (quotient * divisor) $+r$ where $0 \leq r<\mid$ divisor $\mid$ (if the dividend is non-negative), and -|divisor $\mid<r \leq 0$ (if the dividend is negative).

If an attempt is made to perform any of the divisions- $0 \times 8000 \_0000 \div-1$ or <anything $>\div$ 0 -then the contents of $\mathbf{r D}$ are undefined, as are the contents of the LT, GT, and EQ bits of the CRO field (if $R c=1$ ). In this case, if $O E=1$ then $O V$ is set.

The 32-bit signed remainder of dividing the contents of rA by the contents of rB can be computed as follows, except in the case that the contents of $\mathbf{r A}=-231$ and the contents of $r B=-1$.

| divw | rD,rA,rB | \# rD $=$ quotient |
| :--- | :--- | :--- |
| mullw | rD,rD,rB | \# rD $=$ quotient $*$ divisor |
| subf | rD,rD,rA | \# rD $=$ remainder |

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO
(if $\mathrm{Rc}=1$ )

- XER:

Affected: SO, OV
(if $\mathrm{OE}=1$ )
Note:The setting of the affected bits in the XER is mode-independent, and reflects overflow of the 32-bit result.

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | XO |

Divide Word Unsigned

| divwu | $r D, r A, r B$ | $(O E=0 R c=0)$ |
| :--- | :--- | :--- |
| divwu. | $r D, r A, r B$ | $(O E=0 R c=1)$ |
| divwuo | $r D, r A, r B$ | $(O E=1 R c=0)$ |
| divwuo. | $r D, r A, r B$ | $(O E=1 R c=1)$ |


dividend $\leftarrow(\mathbf{r} \mathbf{A})$
divisor $\leftarrow(\mathbf{r B})$
$\boldsymbol{r D} \leftarrow$ dividend $\div$ divisor
The dividend is the contents of rA. The divisor is the contents of rB. A 32-bit quotient is formed. The 32 -bit quotient is placed into rD . The remainder is not supplied as a result.

Both operands and the quotient are interpreted as unsigned integers, except that if $R \mathrm{c}=$ 1 the first three bits of CRO field are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies the equation-dividend $=$ (quotient * divisor) $+r$ (where $0 \leq r<d i v i s o r)$. If an attempt is made to perform the division-<anything > $\div 0$-then the contents of $r \mathrm{D}$ are undefined as are the contents of the LT, GT, and EQ bits of the CRO field (if $R c=1$ ). In this case, if $\mathrm{OE}=1$ then OV is set.

The 32-bit unsigned remainder of dividing the contents of $r A$ by the contents of $r B$ can be computed as follows:

| divwu | rD,rA,rB | \# rD $=$ quotient |
| :--- | :---: | :--- |
| mullw | rD,rD,rB | \# rD $=$ quotient * divisor |
| subf | rD,rD,rA | \# rD $=$ remainder |

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO
(if $\mathrm{Rc}=1$ )

- XER:

Affected: SO, OV
(if $\mathrm{OE}=1$ )
Note:The setting of the affected bits in the XER is mode-independent, and reflects overflow of the 32-bit result.

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | XO |

```
eciwx rD,rA,rB
```



The eciwx instruction allows the system designer to map special devices in an alternative way. The MMU translation of the EA is not used to select the special device, as it is used in most instructions such as loads and stores. Rather, it is used as an address operand that is passed to the device over the address bus. Four other pins (the burst and size pins on the 60x bus) are used to select the device; these four pins output the 4-bit resource ID (RID) field that is located in the EAR register. The eciwx instruction also loads a word from the data bus that is output by the special device.

The eciwx instruction and the EAR register can be very efficient when mapping special devices such as graphics devices that use addresses as pointers.

```
if rA}=0\mathrm{ then b }\leftarrow
else b}\leftarrow (rA
EA \leftarrow b + (rB)
paddr \leftarrow address translation of EA
send load word request for paddr to device identified by EAR[RID]
rD }\leftarrow\mathrm{ word from device
```

$E A$ is the sum $(r A \mid 0)+(r B)$.
A load word request for the physical address (referred to as real address in the architecture specification) corresponding to EA is sent to the device identified by EAR[RID], bypassing the cache. The word returned by the device is placed in rD. EAR[E] must be 1 . If it is not, a DSI exception is generated.

EA must be a multiple of four. If it is not, one of the following occurs:

- A system alignment exception is generated.
- A DSI exception is generated (possible only if EAR[E] = 0).
- The results are boundedly undefined.

The eciwx instruction is supported for EAs that reference memory segments in which $\mathrm{SR}[\mathrm{T}]=1$ and for EAs mapped by the DBAT registers. If the EA references a direct-store segment $\left.{ }^{( } \operatorname{SR}[T]=1\right)$, either a DSI exception occurs or the results are boundedly undefined. However, note that the direct-store facility is being phased out of the architecture and will not likely be supported in future devices. Thus, software should not depend on its effects.

If this instruction is executed when MSR[DR] $=0$ (real addressing mode), the results are boundedly undefined. This instruction is treated as a load from the addressed byte with respect to address translation, memory protection, referenced and changed bit recording, and the ordering performed by eieio. This instruction is optional in the PowerPC architecture.

## Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| VEA |  | $\sqrt{ }$ | X |

External Control Out Word Indexed
ecowx rS,rA,rB


The ecowx instruction and the EAR register can be very efficient when mapping special devices such as graphics devices that use addresses as pointers.

```
if rA = 0 then b \leftarrow 0
else b }\leftarrow(rA
EA \leftarrow b + (rB)
paddr }\leftarrow\mathrm{ address translation of EA
send store word request for paddr to device identified by EAR[RID]
send rS to device
```

$E A$ is the sum $(r A \mid 0)+(r B)$. A store word request for the physical address corresponding to $E A$ and the contents of $r S$ are sent to the device identified by EAR[RID], bypassing the cache. EAR[E] must be 1, if it is not, a DSI exception is generated. EA must be a multiple of four. If it is not, one of the following occurs:

- A system alignment exception is generated.
- A DSI exception is generated (possible only if EAR[E] = 0).
- The results are boundedly undefined.

The ecowx instruction is supported for effective addresses that reference memory segments in which $\operatorname{SR}[T]=0$, and for EAs mapped by the DBAT registers. If the EA references a direct-store segment ( $\mathrm{SR}[\mathrm{T}]=1$ ), either a DSI exception occurs or the results are boundedly undefined. However, note that the direct-store facility is being phased out of the architecture and will not likely be supported in future devices. Thus, software should not depend on its effects.

If this instruction is executed when MSR[DR] $=0$ (real addressing mode), the results are boundedly undefined. This instruction is treated as a store from the addressed byte with respect to address translation, memory protection, nd referenced and changed bit recording, and the ordering performed by eieio. This instruction is optional in the PowerPC architecture.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| VEA |  | $\sqrt{ }$ | X |


| 31 | 00000 | 00000 | 00000 | 854 | 0 |  |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: |
| 0 | 5 | 6 | 10 | 11 | 15 | 16 |

The eieio instruction provides an ordering function for the effects of load and store instructions executed by a processor. These loads and stores are divided into two sets, which are ordered separately. The memory accesses caused by a dcbz instruction are ordered like a store. The two sets follow:

1. Loads and stores to memory that is both caching-inhibited and guarded, and stores to memory that is write-through required.
The eieio instruction controls the order in which the accesses are performed in main memory. It ensures that all applicable memory accesses caused by instructions preceding the eieio instruction have completed with respect to main memory before any applicable memory accesses caused by instructions following the eieio instruction access main memory. It acts like a barrier that flows through the memory queues and to main memory, preventing the reordering of memory accesses across the barrier. No ordering is performed for dcbz if the instruction causes the system alignment error handler to be invoked.
All accesses in this set are ordered as a single set-that is, there is not one order for loads and stores to caching-inhibited and guarded memory and another order for stores to write-through required memory.
2. Stores to memory that have all of the following attributes-caching-allowed, writethrough not required, and memory-coherency required.
The eieio instruction controls the order in which the accesses are performed with respect to coherent memory. It ensures that all applicable stores caused by instructions preceding the eieio instruction have completed with respect to coherent memory before any applicable stores caused by instructions following the eieio instruction complete with respect to coherent memory.

With the exception of dcbz, eieio does not affect the order of cache operations (whether caused explicitly by execution of a cache management instruction, or implicitly by the cache coherency mechanism). The eieio instruction does not affect the order of accesses in one set with respect to accesses in the other set.

The eieio instruction may complete before memory accesses caused by instructions preceding the eieio instruction have been performed with respect to main memory or coherent memory as appropriate.

The eieio instruction is intended for use in managing shared data structures, in accessing memory-mapped I/O, and in preventing load/store combining operations in main memory. For the first use, the shared data structure and the lock that protects it must be altered only by stores that are in the same set (1 or 2; see previous discussion). For the second use, eieio can be thought of as placing a barrier into the stream of memory accesses
issued by a processor, such that any given memory access appears to be on the same side of the barrier to both the processor and the I/O device.

Because the processor performs store operations in order to memory that is designated as both caching-inhibited and guarded, the eieio instruction is needed for such memory only when loads must be ordered with respect to stores or with respect to other loads.

Note that the eieio instruction does not connect hardware considerations to it such as multiprocessor implementations that send an eieio address-only broadcast (useful in some designs). For example, if a design has an external buffer that re-orders loads and stores for better bus efficiency, the eieio broadcast signals to that buffer that previous loads/stores (marked caching-inhibited, guarded, or write-through required) must complete before any following loads/stores (marked caching-inhibited, guarded, or writethrough required).

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| VEA |  |  | X |

Equivalent


The contents of $\mathbf{r S}$ are XORed with the contents of rB and the complemented result is placed into rA.

## Other registers altered:

- Condition Register (CRO field):

Affected: LT, GT, EQ, SO (if Rc = 1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

## extsb $x$

Extend Sign Byte


The contents of $\mathbf{r S [ 2 4 - 3 1 ]}$ are placed into $\mathrm{rA}[24-31]$. Bit 24 of $\mathbf{r S}$ is placed into $\mathrm{rA}[0-23]$. Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc=1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

## extsh $x$

Extend Sign Half Word


The contents of $\mathbf{r S}[16-31]$ are placed into $\mathbf{r A}[16-31]$. Bit 16 of $\mathbf{r S}$ is placed into $\mathbf{r A [ 0 - 1 5 ] .}$ Other registers altered:

- Condition Register (CRO field):

Affected: LT, GT, EQ, SO (if Rc = 1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :---: | :---: |
| UISA |  |  | X |

Instruction Cache Block Invalidate

```
icbi rA,rB
```


$E A$ is the sum $(r A \mid 0)+(r B)$.
If the block containing the byte addressed by EA is in coherency-required mode, and a block containing the byte addressed by EA is in the instruction cache of any processor, the block is made invalid in all such instruction caches, so that subsequent references cause the block to be refetched.

If the block containing the byte addressed by EA is in coherency-not-required mode, and a block containing the byte addressed by EA is in the instruction cache of this processor, the block is made invalid in that instruction cache, so that subsequent references cause the block to be refetched. The function of this instruction is independent of the writethrough, write-back, and caching-inhibited/allowed modes of the block containing the byte addressed by EA.

This instruction is treated as a load from the addressed byte with respect to address translation and memory protection. It may also be treated as a load for referenced and changed bit recording except that referenced and changed bit recording may not occur. Implementations with a combined data and instruction cache treat the icbi instruction as a no-op, except that they may invalidate the target block in the instruction caches of other processors if the block is in coherency-required mode.

The icbi instruction invalidates the block at $E A(r A \mid 0+r B)$. If the processor is a multiprocessor implementation and the block is marked coherency-required, the processor will send an address-only broadcast to other processors causing those processors to invalidate the block from their instruction caches.

For faster processing, many implementations will not compare the entire EA (rA|0 + rB) with the tag in the instruction cache. Instead, they will use the bits in the EA to locate the set that the block is in, and invalidate all blocks in that set.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :---: | :---: |
| VEA |  |  | X |

isync
Instruction Synchronize

## isync

Reserved

| 19 | 00000 | 00000 | 00000 | 150 | 0 |  |
| :--- | :--- | :--- | :--- | ---: | ---: | :--- |
| 0 | 56 | 10 | 11 | 1516 | 2021 | 3031 |

The isync instruction provides an ordering function for the effects of all instructions executed by a processor. Executing an isync instruction ensures that all instructions preceding the the isync instruction have completed before the isync instruction completes, except that memory accesses caused by those instructions need not have been performed with respect to other processors and mechanisms. It also ensures that no subsequent instructions are initiated by the processor until after the isync instruction completes. Finally, it causes the processor to discard any prefetched instructions, with the effect that subsequent instructions will be fetched and executed in the context established by the instructions preceding the isync instruction. The isync instruction has no effect on the other processors or on their caches. This instruction is context synchronizing.

Context synchronization is necessary after certain code sequences that perform complex operations within the processor. These code sequences are usually operating system tasks that involve memory management. For example, if an instruction " $A$ " changes the memory translation rules in the memory management unit (MMU), the isync instruction should be executed so that the instructions following instruction "A" will be discarded from the pipeline and refetched according to the new translation rules. This instruction is context synchronizing.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| VEA |  |  | XL |

Load Byte and Zero
lbz rD,d(rA)

| 34 |  | D | A |  | $d$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 |  | 10 | 11 | 15 |

    if \(\boldsymbol{r A}=0\) then \(\mathrm{b} \leftarrow 0\)
    else \(\mathrm{b} \leftarrow(\boldsymbol{r} A)\)
    EA \(\leftarrow \mathrm{b}+\) EXTS \((\mathrm{d})\)
    \(\boldsymbol{r D} \leftarrow(\underline{24}) 0|\mid \operatorname{MEM}(E A, 1)\)
    $E A$ is the sum $(r A \mid 0)+d$. The byte in memory addressed by EA is loaded into the low-order eight bits of rD. The remaining bits in rD are cleared.

Other registers altered:

- None
PowerPC Architecture Level Supervisor Level Optional Form

| UISA |  |  | D |
| :---: | :--- | :--- | :--- |

Ibzu
Load Byte and Zero with Update
Ibzu rD,d(rA)

| 35 |  | D | A |  | $d$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 |  | 10 | 11 | 1516 | 31 |

```
EA \leftarrow (rA) + EXTS (d)
rD}\leftarrow(\underline{24)}0||\operatorname{MEM(EA, 1)
rA}\leftarrowE
```

EA is the sum $(r A)+d$. The byte in memory addressed by EA is loaded into the low-order eight bits of rD. The remaining bits in rD are cleared. EA is placed into $\mathbf{r A}$. If $\mathbf{r A}=0$, or $r A=r D$, the instruction form is invalid.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | D |

Ibzux
Load Byte and Zero with Update Indexed
Ibzux rD,rA,rB


EA is the sum $(\mathrm{rA})+(r B)$. The byte in memory addressed by EA is loaded into the loworder eight bits of $\mathbf{r D}$. The remaining bits in $\mathbf{r D}$ are cleared. EA is placed into $\mathbf{r A}$. If $\mathbf{r A}=0$ or $\mathrm{rA}=\mathrm{rD}$, the instruction form is invalid.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | X |

Load Byte and Zero Indexed
Ibzx rD,rA,rB


EA is the sum $(\mathrm{rA} \mid 0)+(\mathrm{rB})$. The byte in memory addressed by EA is loaded into the loworder eight bits of rD. The remaining bits in rD are cleared.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :---: | :---: |
| UISA |  |  | X |

Iha
Load Half Word Algebraic

$E A$ is the sum $(r A \mid 0)+d$. The half word in memory addressed by EA is loaded into the loworder 16 bits of $\mathbf{r D}$. The remaining bits in $\mathbf{r D}$ are filled with a copy of the most-significant bit of the loaded half word.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | D |

Ihau
Load Half Word Algebraic with Update

$E A$ is the sum $(r A)+d$. The half word in memory addressed by EA is loaded into the loworder 16 bits of $\mathbf{r D}$. The remaining bits in rD are filled with a copy of the most-significant bit of the loaded half word. EA is placed into $\mathbf{r A}$. If $\mathbf{r A}=0$ or $\mathbf{r A}=\mathbf{r D}$, the instruction form is invalid.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | D |

Load Half Word Algebraic with Update Indexed


EA is the sum $(\mathrm{rA})+(\mathrm{rB})$. The half word in memory addressed by EA is loaded into the low-order 16 bits of rD . The remaining bits in rD are filled with a copy of the mostsignificant bit of the loaded half word. EA is placed into rA . If $\mathrm{rA}=0$ or $\mathrm{rA}=\mathrm{rD}$, the instruction form is invalid.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | X |

Load Half Word Algebraic Indexed
Ihax rD,rA,rB
Reserved

| 31 |  | D | A | B | 343 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 |  | 10 | 11 |  | 15 | 16 |

if $r A=0$ then $b \leftarrow 0$
else $\mathrm{b} \leftarrow(\boldsymbol{r A})$
$\mathrm{EA} \leftarrow \mathrm{b}+(\mathrm{rB})$
$\mathbf{r D} \leftarrow \operatorname{EXTS}(\operatorname{MEM}(E A, 2))$
$E A$ is the sum $(r A \mid 0)+(r B)$. The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are filled with a copy of the mostsignificant bit of the loaded half word.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

Load Half Word Byte-Reverse Indexed
Ihbrx rD,rA,rB


EA is the sum $(\mathbf{r A} \mid 0)+(r B)$. Bits $0-7$ of the half word in memory addressed by EA are loaded into the low-order eight bits of rD. Bits 8-15 of the half word in memory addressed by EA are loaded into the subsequent low-order eight bits of rD. The remaining bits in rD are cleared.

The PowerPC architecture cautions programmers that some implementations of the architecture may run the Ihbrx instructions with greater latency than other types of load instructions.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | X |

Load Half Word and Zero

$E A$ is the sum $(r A \mid 0)+d$. The half word in memory addressed by EA is loaded into the loworder 16 bits of $\mathbf{r D}$. The remaining bits in $\mathbf{r D}$ are cleared.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | D |

Load Half Word and Zero with Update
Ihzu rD,d(rA)

| 41 |  | D | A |  | $d$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 |  | 10 | 11 |  | 15 |

```
EA \leftarrow ra + EXTS (d)
```

$\boldsymbol{r D} \leftarrow(\underline{16}) 0|\mid \operatorname{MEM}(E A, 2)$
$\boldsymbol{r A} \leftarrow$ EA
$E A$ is the sum $(r A)+d$. The half word in memory addressed by EA is loaded into the loworder 16 bits of $\mathbf{r D}$. The remaining bits in $\mathbf{r D}$ are cleared. EA is placed into $\mathbf{r A}$. If $\mathbf{r A}=0$ or $r A=r D$, the instruction form is invalid.

## Other registers altered:

- None

| UISA |  |  | D |
| :---: | :---: | :---: | :---: |

Load Half Word and Zero with Update Indexed
Ihzux
$l$

EA is the sum $(\mathrm{rA})+(\mathrm{rB})$. The half word in memory addressed by EA is loaded into the low-order 16 bits of $r \mathrm{D}$. The remaining bits in rD are cleared. EA is placed into rA . If $\mathrm{rA}=$ 0 or $r \mathrm{~A}=\mathrm{rD}$, the instruction form is invalid.

## Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :---: | :---: |
| UISA |  |  | X |

Load Half Word and Zero Indexed


EA is the sum $(\mathrm{rA} \mid 0)+(\mathrm{rB})$. The half word in memory addressed by EA is loaded into the low-order 16 bits of rD. The remaining bits in rD are cleared.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

Load Multiple Word

```
Imw rD,d(rA)
\begin{tabular}{|ll|l|l|l|ll|}
\hline 46 & & D & A & & d \\
\hline 0 & 56 & 1011 & 1516 & 31
\end{tabular}
if rA =0 then b}\leftarrow
elseb}\leftarrow(rA
EA\leftarrowb + EXTS (d)
r\leftarrowrD
do while r \leq 31
    GPR(r) \leftarrow MEM(EA, 4)
    r}\leftarrowr+
    EA}\leftarrow\textrm{EA}+
```

$E A$ is the sum $(r A \mid 0)+d . n=(32-r D) . n$ consecutive words starting at EA are loaded into GPRs rD through r31.

EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined. If rA is in the range of registers specified to be loaded, including the case in which $r A=0$, the instruction form is invalid.

Note that, in some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | D |

Load String Word Immediate

```
Iswi rD,rA,NB
\begin{tabular}{|ll|l|l|l|l|l|l|l|}
\hline 31 & D & A & NB & & 597 & 0 \\
\hline 0 & 56 & 10 & 11 & 15 & 16 & 20 & 21 & 3031
\end{tabular}
if rA = 0 then EA }\leftarrow
else EA }\leftarrow(rA
if NB = 0 then n\leftarrow 
elsen }\leftarrow\textrm{NB
r}\leftarrow\mathbf{rD - 1
i}\leftarrow\underline{\underline{32}
do while n > 0
    if i = 32 then
        r}\leftarrowr+1(mod 32
        GPR(r) \leftarrow0
    GPR(r)[i-i + 7]}\leftarrow\operatorname{MEM(EA, 1)
    i}\leftarrow i + 8
    if i = \underline{32}\mathrm{ then i }\leftarrow\underline{0}
    EA}\leftarrow\textrm{EA}+
    n}\leftarrown-
```

EA is $(r A \mid 0)$. Let $n=N B$ if $N B \neq 0, n=32$ if $N B=0 ; n$ is the number of bytes to load. Let $n r=\operatorname{CEIL}(n \div 4) ; n r$ is the number of registers to be loaded with data.
$n$ consecutive bytes starting at EA are loaded into GPRs rD through rD $+n r-1$. Bytes are loaded left to right in each register. The sequence of registers wraps around to $\mathbf{r 0}$ if required. If the 4 bytes of register rD + nr-1 are only partially filled, the unfilled low-order byte(s) of that register are cleared.

If $r A$ is in the range of registers specified to be loaded, including the case in which $r A=0$, the instruction form is invalid. Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked.

Note that, in some implementations, this instruction is likely to have greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | X |

Iswx
Load String Word Indexed
Iswx rD,rA,rB

Reserved

| 31 |  | D |  |  | A | A |  |  |  | B |  |  | 533 |  | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 56 |  | 10 | 11 |  |  |  | 16 |  |  |  | 21 |  |  | 3 |  |

if $\boldsymbol{r A}=0$ then $\mathrm{b} \leftarrow 0$
else $\mathrm{b} \leftarrow(\boldsymbol{r} A)$
$\mathrm{EA} \leftarrow \mathrm{b}+(\mathbf{r B})$
$n \leftarrow \operatorname{XER}[25-31]$
$r \leftarrow \mathbf{r D}-1$
$i \leftarrow 32$
$\mathbf{r D} \leftarrow$ undefined
do while $n>0$
if i $=32$ then
$r \leftarrow r+1(\bmod 32)$
$\operatorname{GPR}(x) \leftarrow 0$
$\operatorname{GPR}(r)[i-i+7] \leftarrow \operatorname{MEM}(E A, 1)$
$i \leftarrow i+8$
if i $=\underline{32}$ then $i \leftarrow \underline{0}$
$\mathrm{EA} \leftarrow \mathrm{EA}+1$
$n \leftarrow n-1$

EA is the sum $(r A \mid 0)+(r B)$. Let $n=$ XER[25-31]; $n$ is the number of bytes to load. Let $n r=\operatorname{CEIL}(n \div 4)$; $n r$ is the number of registers to receive data. If $n>0, n$ consecutive bytes starting at EA are loaded into GPRs rD through rD $+n r-1$.

Bytes are loaded left to right in each register. The sequence of registers wraps around through r0 if required. If the four bytes of $\mathbf{r D}+n r-1$ are only partially filled, the unfilled low-order byte(s) of that register are cleared. If $n=0$, the contents of $\mathbf{r D}$ are undefined.

If $\mathbf{r A}$ or $\mathbf{r B}$ is in the range of registers specified to be loaded, including the case in which $\mathbf{r A}=0$, either the system illegal instruction error handler is invoked or the results are boundedly undefined. If $\mathbf{r D}=\mathbf{r A}$ or $\mathbf{r D}=\mathbf{r B}$, the instruction form is invalid. If $\mathbf{r D}$ and $\mathbf{r A}$ both specify GPR0, the form is invalid.

Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked. Note that, in some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | X |

Load Word and Reserve Indexed
Iwarx rD,rA,rB

$E A$ is the sum $(r A \mid 0)+(r B)$. The word in memory addressed by EA is loaded into rD.
This instruction creates a reservation for use by a store word conditional indexed (stwcx.)instruction. The physical address computed from EA is associated with the reservation, and replaces any address previously associated with the reservation. EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined.

When the RESERVE bit is set, the processor enables hardware snooping for the block of memory addressed by the RESERVE address. If the processor detects that another processor writes to the block of memory it has reserved, it clears the RESERVE bit. The stwcx. instruction will only do a store if the RESERVE bit is set. The stwcx. instruction sets the CRO[EQ] bit if the store was successful and clears it if it failed. The Iwarx and stwcx. combination can be used for atomic read-modify-write sequences. Note that the atomic sequence is not guaranteed, but its failure can be detected if CRO[EQ] = 0 after the stwcx. instruction.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | X |

Load Word Byte-Reverse Indexed
Iwbrx rD,rA,rB

$E A$ is the sum $(\mathbf{r A} \mid 0)+\mathbf{r B}$. Bits $0-7$ of the word in memory addressed by EA are loaded into the low-order 8 bits of rD. Bits $8-15$ of the word in memory addressed by EA are loaded into the subsequent low-order 8 bits of rD. Bits 16-23 of the word in memory addressed by EA are loaded into the subsequent low-order eight bits of rD. Bits 24-31 of the word in memory addressed by EA are loaded into the subsequent low-order 8 bits of rD. The MPCxxx may run the Iwbrx instructions with greater latency than other types of load instructions.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | X |

Load Word and Zero
Iwz rD,d(rA)

| 32 |  | D | A |  | $d$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

```
if rA = 0 then b }\leftarrow
elseb }\leftarrow(\boldsymbol{rA}
EA\leftarrow b + EXTS (d)
rD}\leftarrowMEM(EA, 4
```

$E A$ is the sum $(r A \mid 0)+d$. The word in memory addressed by $E A$ is loaded into $r D$.
Other registers altered:

- None
PowerPC Architecture Level Supervisor Level Optional Form

| UISA |  |  | D |
| :---: | :--- | :--- | :--- |

Iwzu
Load Word and Zero with Update

```
Iwzu rD,d(rA)
```

| 33 |  | D |  | A |  | d |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 1011 | 1516 | 31 |  |  |

```
EA }\leftarrow\boldsymbol{rA}+\mathrm{ EXTS (d)
rD}\leftarrowMEM(EA, 4
rA}\leftarrowE
```

EA is the sum (rA) + d. The word in memory addressed by EA is loaded into rD. EA is placed into $\mathbf{r A}$. If $\mathbf{r A}=0$, or $\mathbf{r A}=\mathbf{r D}$, the instruction form is invalid.

Other registers altered:

- None

| UISA |  |  | $D$ |
| :--- | :--- | :--- | :--- |

Load Word and Zero with Update Indexed
Iwzux rD,rA,rB

Reserved

| 31 |  | D | A |  | B | 55 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 |  | 10 | 11 | 15 | 16 | 20 |

```
EA \leftarrow (rA) + (rB)
rD}\leftarrowMEM(EA, 4
rA}\leftarrowE
```

EA is the sum $(r A)+(r B)$. The word in memory addressed by EA is loaded into rD. EA is placed into $\mathbf{r A}$. If $\mathbf{r A}=0$, or $\mathbf{r A}=\mathbf{r D}$, the instruction form is invalid.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | X |

Iwzx
Load Word and Zero Indexed
Iwzx rD,rA,rB

Reserved

$E A$ is the sum $(r A \mid 0)+(r B)$. The word in memory addressed by EA is loaded into rD.
Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

## mcrf

Move Condition Register Field
mcrf crfD,crfS

Reserved

| 19 | crfD | 00 | crfS | 00 | 00000 | 0000000000 | 0 |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 56 | 8 | 9 | 10 | 11 | 131415 | 16 | 20 |

$\mathrm{CR}[4 * \operatorname{crfD}-4 * \operatorname{crfD}+3] \leftarrow \mathrm{CR}[4 * \operatorname{crf} S-4 * \operatorname{crf} S+3]$

The contents of condition register field crfS are copied into condition register field crfD. All other condition register fields remain unchanged.

Other registers altered:

- Condition Register (CR field specified by operand crfD):

Affected: LT, GT, EQ, SO

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XL |

## mcrxr

mcrxr
Move to Condition Register from XER
mcrxr crfD

Reserved


The contents of XER[0-3] are copied into the condition register field designated by crfD. All other fields of the condition register remain unchanged. XER[0-3] is cleared.

Other registers altered:

- Condition Register (CR field specified by operand crfD):

Affected: LT, GT, EQ, SO

- XER[0-3]

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | X |

## infcr

Move from Condition Register
mfcr rD

Reserved

| 31 | D | 00000 | 00000 | 19 | 0 |  |
| :--- | :--- | :--- | ---: | ---: | ---: | :--- |
| 0 | 56 | 10 | 11 | 15 | 16 | 20 |

$$
\mathbf{r D} \leftarrow \mathrm{CR}
$$

The contents of the condition register (CR) are placed into rD.
Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

Move from Machine State Register
mfmsr rD

Reserved

| 31 | D | 00000 | 00000 | 83 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 1011 | 1516 | 2021 | 30 | 31 |

$\mathrm{rD} \leftarrow \operatorname{MSR}$

The contents of the MSR are placed into rD. This is a supervisor-level instruction.
Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| OEA | $\sqrt{ }$ |  | X |

Move from Special-Purpose Register
mfspr rD,SPR

| 31 | D |  | spr $^{*}$ | 339 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 1011 | 2021 | 30 |  |  |

*Note: This is a split field.

```
n\leftarrow spr[5-9] || spr[0-4]
rD}\leftarrow\operatorname{SPR}(n
```

In the PowerPC UISA, the SPR field denotes a special-purpose register, encoded as shown in Table 9. The contents of the designated special-purpose register are placed into rD.

Table 9. PowerPC UISA SPR Encodings for mfspr

| SPR $^{* *}$ |  |  | Register Name |
| :---: | :---: | :---: | :--- |
| Decimal | spr[5-9] | $\mathbf{s p r [ 0 - 4 ]}$ |  |
| 1 | 00000 | 00001 | XER |
| 8 | 00000 | 01000 | LR |
| 9 | 00000 | 01001 | CTR |

** Note that the order of the two 5-bit halves of the SPR number is reversed compared with the actual instruction coding.

If the SPR field contains any value other than one of the values shown in Table 9 (and the processor is in user mode), one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor-level instruction error handler is invoked.
- The results are boundedly undefined.

Other registers altered:

- None

乙.... plified mnemonics:
mfxer rD
mflr
mf
mftr
equivalent to
equivalent to
equivalent to
mfspr rD, 1
mfspr rD,8
mfspr rD,9

In the PowerPC OEA, the SPR field denotes a special-purpose register, encoded as shown in Table 10. The contents of the designated SPR are placed into rD. SPR[0] $=1$ if and only if reading the register is supervisor-level. Execution of this instruction specifying a defined and supervisor-level register when MSR[PR] = 1 will result in a priviledged instruction type program exception.

If $\operatorname{MSR}[P R]=1$, the only effect of executing an instruction with an SPR number that is not shown in Table 10 and has SPR $[0]=1$ is to cause a supervisor-level instruction type program exception or an illegal instruction type program exception. For all other cases, $\operatorname{MSR}[P R]=0$ or SPR[0] $=0$. If the SPR field contains any value that is not shown in Table 10, either an illegal instruction type program exception occurs or the results are boundedly undefined.

Other registers altered:

- None

Table 10. PowerPC OEA SPR Encodings for mfspr

| SPR ${ }^{1}$ |  |  | Register Name | Access |
| :---: | :---: | :---: | :---: | :---: |
| Decimal | spr[5-9] | spr[0-4] |  |  |
| 1 | 00000 | 00001 | XER | User |
| 8 | 00000 | 01000 | LR | User |
| 9 | 00000 | 01001 | CTR | User |
| 18 | 00000 | 10010 | DSISR | Supervisor |
| 19 | 00000 | 10011 | DAR | Supervisor |
| 22 | 00000 | 10110 | DEC | Supervisor |
| 26 | 00000 | 11010 | SRR0 | Supervisor |
| 27 | 00000 | 11011 | SRR1 | Supervisor |
| 80 | 00010 | 10000 | $\mathrm{EIE}^{2}$ | Supervisor |
| 81 | 00010 | 10001 | EID $^{3}$ | Supervisor |
| 144 | 00100 | 10000 | CMPA ${ }^{4}$ | Supervisor |
| 145 | 00100 | 10001 | CMPB ${ }^{4}$ | Supervisor |
| 146 | 00100 | 10010 | CMPC ${ }^{4}$ | Supervisor |
| 147 | 00100 | 10011 | CMPD ${ }^{4}$ | Supervisor |
| 148 | 00100 | 10100 | $1 C R{ }^{4}$ | Supervisor |
| 149 | 00100 | 10101 | DER ${ }^{4}$ | Supervisor |

Table 10. PowerPC OEA SPR Encodings for mfspr (Continued)

| SPR ${ }^{1}$ |  |  | Register Name | Access |
| :---: | :---: | :---: | :---: | :---: |
| Decimal | spr[5-9] | spr[0-4] |  |  |
| 150 | 00100 | 10110 | COUNTA ${ }^{4}$ | Supervisor |
| 151 | 00100 | 10111 | COUNTB ${ }^{4}$ | Supervisor |
| 152 | 00100 | 11000 | CMPE ${ }^{4}$ | Supervisor |
| 153 | 00100 | 11001 | CMPF ${ }^{4}$ | Supervisor |
| 154 | 00100 | 11010 | CMPG ${ }^{4}$ | Supervisor |
| 155 | 00100 | 11011 | $\mathrm{CMPH}^{4}$ | Supervisor |
| 156 | 00100 | 11100 | LCTRL1 ${ }^{4}$ | Supervisor |
| 157 | 00100 | 11101 | LCTRL2 $^{4}$ | Supervisor |
| 158 | 00100 | 11110 | ICTRL ${ }^{4}$ | Supervisor |
| 159 | 00100 | 11111 | $B^{\prime} R^{4}$ | Supervisor |
| 272 | 01000 | 10000 | SPRG0 | Supervisor |
| 273 | 01000 | 10001 | SPRG1 | Supervisor |
| 274 | 01000 | 10010 | SPRG2 | Supervisor |
| 275 | 01000 | 10011 | SPRG3 | Supervisor |
| 287 | 01000 | 11111 | PVR | Supervisor |
| 560 | 10001 | 10000 | IC_CST | Supervisor |
| 561 | 10001 | 10001 | IC_ADR | Supervisor |
| 562 | 10001 | 10010 | IC_DAT | Supervisor |
| 568 | 10001 | 11000 | DC_CST | Supervisor |
| 569 | 10001 | 11001 | DC_ADR | Supervisor |
| 570 | 10001 | 11010 | DC_DAT | Supervisor |
| 630 | 10011 | 10110 | DPDR ${ }^{4}$ | Supervisor |
| 638 | 10011 | 11110 | IMMR | Supervisor |
| 784 | 11000 | 10000 | MI_CTR | Supervisor |
| 786 | 11000 | 10010 | MI_AP | Supervisor |
| 787 | 11000 | 10011 | MI_EPN | Supervisor |
| 789 | 11000 | 10101 | MI_TWC | Supervisor |
| 790 | 11000 | 10110 | MI_RPN | Supervisor |
| 792 | 11000 | 11000 | MD_CTR | Supervisor |
| 793 | 11000 | 11001 | M_CASID | Supervisor |
| 794 | 11000 | 11010 | MD_AP | Supervisor |

Table 10. PowerPC OEA SPR Encodings for mfspr (Continued)

| SPR $^{1}$ |  |  | Register <br> Name | Access |
| :--- | :---: | :---: | :--- | :--- |
| Decimal | spr[5-9] | spr[0-4] |  |  |
| 795 | 11000 | 11011 | MD_EPN | Supervisor |
| 796 | 11000 | 11100 | M_TWB | Supervisor |
| 797 | 11000 | 11101 | MD_TWC | Supervisor |
| 798 | 11000 | 11110 | MD_RPN | Supervisor |
| 799 | 11000 | 11111 | M_TW | Supervisor |
| 816 | 11001 | 10000 | MI_DBCAM | Supervisor |
| 817 | 11001 | 10001 | MI_DBRAM0 | Supervisor |
| 818 | 11001 | 10010 | MI_DBRAM1 | Supervisor |
| 824 | 11001 | 11000 | MD_DBCAM | Supervisor |
| 825 | 11001 | 11001 | MI_DBRAM0 | Supervisor |
| 826 | 11001 | 11010 | MI_DBRAM1 | Supervisor |

${ }^{1}$ Note that the order of the two 5 -bit halves of the SPR number is reversed compared with actual instruction coding.
${ }^{2}$ Sets EE Bit (Bit 16) in MSR.
${ }^{3}$ Clears EE Bit (Bit 16) in MSR.
${ }^{4}$ Development Support (Debug) Register.
For mtspr and mfspr instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5 -bit halves that are reversed in the instruction, with the high-order five bits appearing in bits 16-20 of the instruction and the low-order five bits in bits 11-15.

| PowerPC Architecture Level | Supervisor Level |  | Optional |
| :---: | :---: | :---: | :---: |
| Form |  |  |  |
| UISA/OEA | $V^{\star}$ |  | XFX |

* Note that $\mathbf{m f s p r}$ is supervisor-level only if $\operatorname{SPR}[0]=1$.


## mftb

mftb
Move from Time Base
mftb rD,TBRReserved

| 31 | D | tbr* | 371 | 0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 56 | 1011 | 20 | 21 | 30 | 31 |

*Note: This is a split field.

```
n t.br[5-9] || tbr[0-4]
if n=268 then
\underline{rD\leftarrowTBL}
else if n = 269 then
rD}\leftarrow TB
```

Table 11. TBR Encodings for mftb

| TBR $^{*}$ |  |  | Register <br> Name | Access |
| :---: | :---: | :---: | :---: | :---: |
| Decimal | tbr[5-9] | tbr[0-4] |  |  |
| 268 | 01000 | 01100 | TB Read | User |
| 269 | 01000 | 01101 | TBU Read | User |

*Note that the order of the two 5-bit halves of the TBR number is reversed.

If the TBR field contains any value other than one of the values shown in Table 11, then one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor-level instruction error handler is invoked.
- The results are boundedly undefined.

It is important to note that some implementations may implement mftb and mfspr identically, therefore, a TBR number must not match an SPR number.

Other registers altered:

- None

Simplified mnemonics:
mftb rD mftbu rD
equivalent to equivalent to
mftb rD,268 mftb rD,269


## mtcrf

mtcrf
Move to Condition Register Fields
mtcrf CRM,rSReserved


The contents of $\mathbf{r S}$ are placed into the condition register under control of the field mask specified by CRM. The field mask identifies the 4-bit fields affected. Let i be an integer in the range $0-7$. If $C R M(i)=1$, CR field $i(C R$ bits $4 * i$ through $4 * i+3)$ is set to the contents of the corresponding field of $\mathbf{r S}$.

Note that updating a subset of the eight fields of the condition register may have substantially poorer performance on some implementations than updating all of the fields.

Other registers altered:

- CR fields selected by mask

Simplified mnemonics:
mtcr rS equivalent to mtcrf 0xFF,rS

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XFX |

MPCxxx INSTRUCTION SET

## mtmsr

Move to Machine State Register
mtmsr rSReserved


The contents of $\mathbf{r S}$ are placed into the MSR. This is a supervisor-level instruction. It is also an execution synchronizing instruction except with respect to alterations to the POW and LE bits.

In addition, alterations to the MSR[EE] and MSR[RI] bits are effective as soon as the instruction completes. Thus if MSR[EE] $=0$ and an external or decrementer exception is pending, executing an mtmsr instruction that sets MSR[EE] = 1 will cause the external or decrementer exception to be taken before the next instruction is executed, if no higher priority exception exists.
Other registers altered:

- MSR

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| OEA | $\checkmark$ |  | X |

## mtspr

Move to Special-Purpose Register
mtspr SPR,rS

| 31 | s | spr* | 467 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 1011 | 20 | 21 | 3031 |

*Note: This is a split field.

$$
n \leftarrow \operatorname{spr}[5-9] \quad|\mid \operatorname{spr}[0-4]
$$

$\underline{\underline{\operatorname{SPR}(n)} \leftarrow \mathbf{r}}$

In the PowerPC UISA, the SPR field denotes a special-purpose register, encoded as shown in Table 12. The contents of rS are placed into the designated special-purpose register.

Table 12. PowerPC UISA SPR Encodings for mtspr

| SPR $^{* \star}$ |  |  | Register Name |
| :---: | :---: | :---: | :--- |
| Decimal | spr[5-9] | spr[0-4] |  |
| 1 | 00000 | 00001 | XER |
| 8 | 00000 | 01000 | LR |
| 9 | 00000 | 01001 | CTR |

** Note that the order of the two 5-bit halves of the SPR number is reversed compared with actual instruction coding.

If the SPR field contains any value other than one of the values shown in Table 12, and the processor is operating in user mode, one of the following occurs:

- The system illegal instruction error handler is invoked.
- The system supervisor instruction error handler is invoked.
- The results are boundedly undefined.

Other registers altered:

- See Table 12.

Simplified mnemonics:

| mtxer rD | equivalent to | mtspr 1,rD |
| :--- | :--- | :--- |
| mtlr rD | equivalent to | mtspr 8,rD |
| mtctr rD | equivalent to | mtspr 9,rD |

In the PowerPC OEA, the SPR field denotes a special-purpose register, encoded as shown in Table 13. The contents of $\mathbf{r S}$ are placed into the designated special-purpose register. For this instruction, SPRs TBL and TBU are treated as separate 32-bit registers; setting one leaves the other unaltered.

The value of SPR[0] = 1 if and only if writing the register is a supervisor-level operation. Execution of this instruction specifying a defined and supervisor-level register when MSR[PR] = 1 results in a priviledged instruction type program exception.

If MSR[PR] $=1$ then the only effect of executing an instruction with an SPR number that is not shown in Table 13 and has $\operatorname{SPR}[0]=1$ is to cause a priviledged instruction type program exception or an illegal instruction type program exception. For all other cases, $\operatorname{MSR}[P R]=0$ or $\operatorname{SPR}[0]=0$, if the SPR field contains any value that is not shown in Table 13, either an illegal instruction type program exception occurs or the results are boundedly undefined.

Other registers altered:

- See Table 13.

Table 13. PowerPC OEA SPR Encodings for mtspr

| SPR $^{1}$ |  | Register <br> Name | Access |  |
| :--- | :---: | :---: | :--- | :--- |
| Decimal | spr[5-9] |  |  |  |
| 1 | 00000 | 00001 | XER | User |
| 8 | 00000 | 01000 | LR | User |
| 9 | 00000 | 01001 | CTR | User |
| 18 | 00000 | 10010 | DSISR | Supervisor |
| 19 | 00000 | 10011 | DAR | Supervisor |
| 22 | 00000 | 10110 | DEC | Supervisor |
| 26 | 00000 | 11010 | SRR0 | Supervisor |
| 27 | 00000 | 11011 | SRR1 $^{2}$ | 00010 |
| 80 | 00010 | 10000 | EIE $^{2}$ | Supervisor |
| 81 | 00100 | 10000 | EID $^{3}$ | Supervisor |
| 144 | 00100 | 10010 | CMPA $^{4}$ | Supervisor |
| 145 | 00100 | 10011 | CMPD $^{4}$ | Supervisor |
| 146 |  |  |  | Supervisor |
| 147 |  |  |  |  |

Table 13. PowerPC OEA SPR Encodings for mtspr (Continued)

|  | SPR $^{1}$ |  | Register <br> Name |  |
| :--- | :---: | :---: | :--- | :--- |
| Decimal | spr[5-9] | spr[0-4] | Access |  |
| 148 | 00100 | 10100 | ICR $^{4}$ | Supervisor |
| 149 | 00100 | 10101 | DER $^{4}$ | Supervisor |
| 150 | 00100 | 10110 | COUNTA $^{4}$ | Supervisor |
| 151 | 00100 | 10111 | COUNTB $^{4}$ | Supervisor |
| 152 | 00100 | 11000 | CMPE | Supervisor |
| 153 | 00100 | 11001 | CMPF |  |

MPCxxx INSTRUCTION SET

Table 13. PowerPC OEA SPR Encodings for mtspr (Continued)

| SPR |  |  | Register <br> Name | Access |
| :--- | :---: | :---: | :--- | :--- |
| Decimal | spr[5-9] | spr[0-4] |  |  |
| 792 | 11000 | 11000 | MD_CTR | Supervisor |
| 793 | 11000 | 11001 | M_CASID | Supervisor |
| 794 | 11000 | 11010 | MD_AP | Supervisor |
| 795 | 11000 | 11011 | MD_EPN | Supervisor |
| 796 | 11000 | 11100 | M_TWB | Supervisor |
| 797 | 11000 | 11101 | MD_TWC | Supervisor |
| 798 | 11000 | 11110 | MD_RPN | Supervisor |
| 799 | 11001 | 11001 | 1111 | M_TW |
| 816 | 11001 | 1000 | MI_DBCAM | Supervisor |
| 817 | 11001 | 11000 | MD_DBCAM | Supervisor |
| 818 | 11001 | 11001 | MI_DBRAM0 | Supervisor |
| 824 | 11001 | 11010 | MI_DBRAM1 | Supervisor |
| 825 | MI_DBRAM0 | Supervisor |  |  |
| 826 |  | 10010 | MI_DBRAM1 | Supervisor |

${ }^{1}$ Note that the order of the two 5 -bit halves of the SPR number is reversed. For mtspr and mfspr instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5 -bit halves that are reversed in the instruction, with the high-order five bits appearing in bits 16-20 of the instruction and the low-order five bits in bits 11-15..
${ }^{2}$ Sets EE Bit (Bit 16) in MSR.
${ }^{3}$ Clears EE Bit (Bit 16) in MSR.
${ }^{4}$ Development Support (Debug) Register.

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA/OEA | $\checkmark^{*}$ |  | XFX |

* Note that $\mathbf{m t s p r}$ is supervisor-level only if SPR[0] = 1 .


## mulhw $x$

Multiply High Word

| mulhw | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| mulhw. | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{Rc}=1)$ |Reserved


|  | 31 |  | D |  | A |  | B |  | 0 |  | 75 |  | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 5 |  | 1011 |  | 1516 |  | 202122 |  |  |  |  |  |

The 64 -bit product is formed from the contents of rA and rB . The high-order 32 bits of the 64 -bit product of the operands are placed into rD. Both the operands and the product are interpreted as signed integers. This instruction may execute faster on some implementations if rB contains the operand having the smaller absolute value.
Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc=1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | XO |

Multiply High Word Unsigned

| mulhwu | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| mulhwu. | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{Rc}=1)$ |


|  | 31 |  | D |  | A |  | B |  | 0 | 11 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 5 |  | 1011 |  | 1516 |  | 20 | 21 |  | 3031 |

The 32 -bit operands are the contents of rA and rB . The high-order 32 bits of the 64 -bit product of the operands are placed into rD. Both the operands and the product are interpreted as unsigned integers, except that if $\mathrm{Rc}=1$ the first three bits of CRO field are set by signed comparison of the result to zero. This instruction may execute faster on some implementations if rB contains the operand having the smaller absolute value.
Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc=1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XO |

mulli
Multiply Low Immediate
mulli rD,rA,SIMM

$\operatorname{prod}[0-48] \leftarrow(\boldsymbol{r A}) *$ SIMM
$\boldsymbol{r D} \leftarrow \operatorname{prod}[16-48]$

The first operand is $(r A)$. The 16 -bit second operand is the value of the SIMM field. The low-order 32-bits of the 48 -bit product of the operands are placed into rD. Both the operands and the product are interpreted as signed integers. The low-order 32 bits of the product are calculated independently of whether the operands are treated as signed or unsigned 32 -bit integers. This instruction can be used with mulhd $x$ or mulhw $x$ to calculate a full 64-bit product.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | D |

mullw $x$
Multiply Low Word

| mullw | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| mullw. | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| mullwo | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| mullwo. | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |



The 32-bit operands are the contents of $\mathbf{r A}$ and $\mathbf{r B}$. The low-order 32 bits of the 64 -bit product ( $\mathbf{r A}$ ) * $(\mathbf{r B})$ are placed into rD . The low-order 32 bits of the product are the correct 32 -bit product for 32 -bit implementations. The low-order 32 -bits of the product are independent of whether the operands are regarded as signed or unsigned 32-bit integers. If $O E=1$, then $O V$ is set if the product cannot be represented in 32 bits. Both the operands and the product are interpreted as signed integers.

Note that this instruction may execute faster on some implementations if $r B$ contains the operand having the smaller absolute value.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)
Note: CRO field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: $\mathrm{SO}, \mathrm{OV}$ (if $\mathrm{OE}=1$ )
Note:The setting of the affected bits in the XER is mode-independent, and reflects overflow of the 32-bit result.

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XO |

```
nand \(x\)
    nand \(x\)
NAND
\begin{tabular}{lll} 
nand & \(r A, r S, r B\) & \((R c=0)\) \\
nand. & \(r A, r S, r B\) & \((R c=1)\)
\end{tabular}
```



```
    \(\boldsymbol{r} A \leftarrow \neg((\boldsymbol{r} S) \&(\boldsymbol{r B}))\)
```

The contents of $r$ S are ANDed with the contents of $r B$ and the complemented result is placed into rA . nand with $\mathrm{rS}=\mathrm{rB}$ can be used to obtain the one's complement.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

## $\operatorname{neg}_{x}$

Negate

| neg | rD,rA | $(\mathrm{OE}=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| neg. | rD,rA | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| nego | rD,rA | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| nego. | rD,rA | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |Reserved


$\mathbf{r D} \leftarrow \neg(\mathbf{r} A)+1$

The value 1 is added to the complement of the value in rA, and the resulting two's complement is placed into rD. If rA contains the most negative 32-bit number ( $0 \times 8000 \_0000$ ), the result is the most negative number and, if $\mathrm{OE}=1, \mathrm{OV}$ is set.
Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

- XER:

Affected: SO OV(if OE = 1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | XO |



The contents of $r S$ are ORed with the contents of $r B$ and the complemented result is placed into $\mathbf{r A}$. nor with $\mathbf{r S}=\mathrm{rB}$ can be used to obtain the one's complement.

Other registers altered:

- Condition Register (CRO field):

Affected: LT, GT, EQ, SO(if Rc = 1)
Simplified mnemonics:
not rD,rS equivalent to nor rA,rS,rS

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | X |

## Or $x$

OR
or
or.
rA,rS,rB
( $\mathrm{Rc}=0$ )
( $\mathrm{Rc}=1$ )

| 31 |  | S | A | B |  | 444 | Rc |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 5 | 6 |  | 10 | 11 | 15 | 16 | 20 |

$\boldsymbol{r} A \leftarrow(\mathbf{r} S) \quad \mid \quad(\mathbf{r B})$

The contents of $r$ rs are ORed with the contents of $r B$ and the result is placed into $r A$. The simplified mnemonic $\mathbf{m r}$ (shown below) demonstrates the use of the or instruction to move register contents.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)
Simplified mnemonics:
$\mathbf{m r}$ rA,rS equivalent to or rA,rS,rS

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

## OrCx

OrCx
OR with Complement

| orc | $\mathrm{rA}, \mathrm{rS}, \mathrm{rB}$ | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| orc. | $\mathrm{rA}, \mathrm{rS}, \mathrm{rB}$ | $(\mathrm{Rc}=1)$ |


| 31 |  |  | S |  | A |  | B |  | 412 |  | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 56 |  | 1011 |  | 1516 |  | 2021 |  | 30 |  |

The contents of $\mathbf{r S}$ are ORed with the complement of the contents of $\mathbf{r B}$ and the result is placed into rA.

Other registers altered:

- Condition Register (CRO field):

Affected: LT, GT, EQ, SO(if Rc = 1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

## ori

OR Immediate
ori rA,rS,UIMM

| 24 | S |  | A |  |  | UIMM |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 5 | 6 | 10 | 11 | 15 | 16 | 31 |

```
rA}\leftarrow(\boldsymbol{rS})|((\underline{16)0 || UIMM)
```

The contents of $\mathbf{r S}$ are ORed with $0 \times 0000| |$ UIMM and the result is placed into rA. The preferred no-op (an instruction that does nothing) is ori $\mathbf{0 , 0 , 0}$.

Other registers altered:

- None

Simplified mnemonics:
nop
equivalent to
ori 0,0,0

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | D |

## oris

oris
OR Immediate Shifted
oris rA,rS,UIMM

| 25 |  | S | A |  | UIMM |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 5 | 6 | 10 | 11 | 1516 | 31 |

$\mathbf{r A} \leftarrow(\mathbf{r S}) \quad \mid($ UIMM $| |(16) 0)$

The contents of rS are ORed with UIMM || $0 \times 0000$ and the result is placed into rA.
Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | D |

Return from Interrupt


Bits SRR1[0,5-9,16-31] are placed into the corresponding bits of the MSR. If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address SRRO[0-29] || 0b00. If the new MSR value enables one or more pending exceptions, the exception associated with the highest priority pending exception is generated; in this case the value placed into SRRO by the exception processing mechanism is the address of the instruction that would have been executed next had the exception not occurred. Note that an implementation may define addtional MSR bits, and in this case, may also cause them to be saved to SRR1 from MSR on an exception and restored to MSR from SRR1 on an rfi. This is a supervisor-level, context synchronizing instruction.
Other registers altered:

- MSR

| PowerPC Architecture Level | Supervisor Level |  | Optional |
| :---: | :---: | :---: | :---: |
| Form |  |  |  |
| OEA | $\sqrt{ }$ |  | XL |

## rlwimi ${ }_{x}$

Rotate Left Word Immediate then Mask Insert

| rlwimi | rA, rS,SH,MB,ME | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| rlwimi. | rA, $\mathrm{rS}, \mathrm{SH}, \mathrm{MB}, \mathrm{ME}$ | $(\mathrm{Rc}=1)$ |


| 20 | S | A | SH | MB | ME | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |

$n \leftarrow \mathrm{SH}$
$r \leftarrow \operatorname{ROTL}(\mathbf{r S}, n)$
$\mathrm{m} \leftarrow \operatorname{MASK}(\mathrm{MB}, \mathrm{ME})$
$\boldsymbol{r A} \leftarrow(\boldsymbol{r} \& \mathrm{~m}) \quad(\boldsymbol{r} A \& \neg \mathrm{~m})$

The contents of rS are rotated left the number of bits specified by operand SH. A mask is generated having 1 bits from bit MB through bit ME and 0 bits elsewhere. The rotated data is inserted into rA under control of the generated mask.

Note that rlwimi can be used to insert a bit field into the contents of rA using the methods shown below:

- To insert an $n$-bit field, that is left-justified $\mathbf{r S}$, into $\mathbf{r A}$ starting at bit position $b$, set $\mathrm{SH}=32-b, \mathrm{MB}=b$, and $\mathrm{ME}=(b+n)-1$.
- To insert an $n$-bit field, that is right-justified in $\mathbf{r S}$, into $\mathbf{r A}$ starting at bit position $b$, set $\mathrm{SH}=32-(b+n), \mathrm{MB}=b$, and $\mathrm{ME}=(b+n)-1$.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)
Simplified mnemonics:
$\begin{array}{lll}\text { inslwi } \mathrm{rA}, \mathrm{rS}, n, b & \text { equivalent to rlwimi } & \mathrm{rA}, \mathrm{rS}, 32-b, b, b+n-1 \\ \text { insrwi } \mathrm{rA}, \mathrm{rS}, n, b(\mathrm{n}>0) & \text { equivalent to rlwimi } & \mathrm{rA}, \mathrm{rS}, 32-(b+n), b,(b+n)-1\end{array}$

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | M |

## rlwinm $x$

Rotate Left Word Immediate then AND with Mask

| rlwinm | rA, rS, SH, MB,ME | $(R c=0)$ |
| :--- | :--- | :--- |
| rlwinm. | rA,rS,SH,MB,ME | $(R c=1)$ |


| 21 |  | S | A | SH |  | MB | ME | Rc |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 5 | 6 |  | 10 | 11 |  | 15 | 16 | 20 |

$n \leftarrow$ SH
$r \leftarrow \operatorname{ROTL}(\mathbf{r S}, n)$
$m \leftarrow \operatorname{MASK}(M B \underline{\underline{,}} \operatorname{ME})$
$r A \leftarrow r \& m$

The contents of $r S$ are rotated left the number of bits specified by operand SH. A mask is generated having 1 bits from bit MB through bit ME and 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result ì placed into rA .

Note that rlwinm can be used to extract, rotate, shift, and clear bit fields using the methods shown below:

- To extract an $n$-bit field, that starts at bit position $b$ in rS, right-justified into rA (clearing the remaining $32-n$ bits of rA ), set $\mathrm{SH}=b+n$, $\mathrm{MB}=32-n$, and $\mathrm{ME}=31$.
- To extract an $n$-bit field, that starts at bit position $b$ in $\mathbf{r S}$, left-justified into $\mathbf{r A}$ (clearing the remaining $32-n$ bits of rA ), set $\mathrm{SH}=b, \mathrm{MB}=0$, and $\mathrm{ME}=n-1$.
- To rotate the contents of a register left (or right) by $n$ bits, set $\mathrm{SH}=n(32-n)$, $M B=0$, and $M E=31$.
- To shift the contents of a register right by $n$ bits, by setting $\mathrm{SH}=32-n, \mathrm{MB}=n$, and $M E=31$. It can be used to clear the high-order $b$ bits of a register and then shift the result left by $n$ bits by setting $\mathrm{SH}=n, \mathrm{MB}=b-n$ and $\mathrm{ME}=31-n$.
- To clear the low-order $n$ bits of a register, by setting $\mathrm{SH}=0, \mathrm{MB}=0$, and $M E=31-n$.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

## Freescale Semiconductor, Inc.

Simplified mnemonics:

```
extlwi rA,rS,n,b ( }n>0
extrwi rA,rS, n,b ( }n>0
rotlwi rA,rS,n
rotrwi rA,rS,n
slwi rA,rS, n(n<32)
srwi rA,rS,}n(n<32
clrlwi rA,rS,n (n<32)
clrrwi rA,rS, n ( }n<32
clrlslwi rA,rS,b,n ( }n\leqb<32
```

equivalent to equivalent to equivalent to equivalent to equivalent to equivalent to equivalent to equivalent to equivalent to
rlwinm rA,rS,b,0,n - 1
rlwinm rA,rS,b + n,32-n,31
rlwinm rA,rS, $n, 0,31$
rlwinm rA,rS,32-n,0,31
rlwinm rA,rS, $n, 0,31-n$
rlwinm rA,rS,32-n,n,31
rlwinm rA,rS,0,n,31
rlwinm rA,rS,0,0,31 - n
rlwinm rA,rS, n, $b-n, 31-n$

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | M |

Rotate Left Word then AND with Mask

| rlwnm | rA,rS,rB,MB,ME | $(R c=0)$ |
| :--- | :--- | :--- |
| rlwnm. | rA,rS,rB,MB,ME | $(R c=1)$ |



The contents of $r$ rs are rotated left the number of bits specified by the low-order five bits of rB . A mask is generated having 1 bits from bit MB through bit ME and 0 bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into rA.

Note that rlwnm can be used to extract and rotate bit fields using the methods shown as follows:

- To extract an $n$-bit field, that starts at variable bit position $b$ in rS, right-justified into rA (clearing the remaining $32-n$ bits of rA ), by setting the low-order five bits of rB to $b+n, \mathrm{MB}=32-n$, and $\mathrm{ME}=31$.
- To extract an $n$-bit field, that starts at variable bit position $b$ in $\mathbf{r S}$, left-justified into rA (clearing the remaining $32-n$ bits of rA ), by setting the low-order five bits of rB to $b, \mathrm{MB}=0$, and $\mathrm{ME}=n-1$.
- To rotate the contents of a register left (or right) by $n$ bits, by setting the low-order five bits of $r B$ to $n(32-n), M B=0$, and $M E=31$.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc=1)
Simplified mnemonics:
rotlw rA,rS,rB equivalent to rlwnmrA,rS,rB, $\mathbf{0}, \mathbf{3 1}$

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | M |



The sc instruction calls the operating system to perform a service. When control is returned to the program that executed the system call, the content of the registers depends on the register conventions used by the program providing the system service.

The effective address of the instruction following the sc instruction is placed into SRRO. Bits $0,5-9$, and $16-31$ of the MSR are placed into the corresponding bits of SRR1, and bits 1-4 and 10-15 of SRR1 are set to undefined values. An sc exception is generated. The exception alters the MSR. The exception causes the next instruction to be fetched from offset $0 \times C 00$ from the base real address indicated by the new setting of MSR[IP].

Other registers altered:

- Dependent on the system service
- SRRO
- SRR1
- MSR

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA/OEA |  |  | SC |



If bit 26 of $r B=0$, the contents of $r S$ are shifted left the number of bits specified by rB[27-31]. Bits shifted out of position 0 are lost. Zeros are supplied to the vacated positions on the right. The 32-bit result is placed into $r A$. If bit 26 of $r B=1,32$ zeros are placed into rA .

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

## sraw $x$

Shift Right Algebraic Word


If $\mathbf{r B}[26]=0$, then the contents of $\mathbf{r S}$ are shifted right the number of bits specified by $r B[27-31]$. Bits shifted out of position 31 are lost. The result is padded on the left with sign bits before being placed into rA . If $\mathrm{rB}[26]=1$, then rA is filled with 32 sign bits (bit 0 ) from $r$. CRO is set based on the value written into $r A$. XER[CA] is set if $r S$ contains a negative number and any 1 bits are shifted out of position 31; otherwise XER[CA] is cleared. A shift amount of zero causes XER[CA] to be cleared.

Note that the sraw instruction, followed by addze, can by used to divide quickly by $2^{n}$. The setting of the XER[CA] bit, by sraw, is independent of mode.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

- XER:

Affected: CA

## srawix

Shift Right Algebraic Word Immediate

| srawi | rA,rS,SH | $(\mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| srawi. | $\mathrm{rA}, \mathrm{rS}, \mathrm{SH}$ | $(\mathrm{Rc}=1)$ |


$n \leftarrow \mathrm{SH}$
$r \leftarrow \operatorname{ROTL}(\mathbf{r S}, \underline{32}-n)$

The contents of $\mathbf{r S}$ are shifted right the number of bits specified by operand SH . Bits shifted out of position 31 are lost. The shifted value is sign-extended before being placed in rA. The 32-bit result is placed into $r A$. XER[CA] is set if $r$ S contains a negative number and any 1 bits are shifted out of position 31; otherwise XER[CA] is cleared. A shift amount of zero causes XER[CA] to be cleared.

Note that the srawi instruction, followed by addze, can be used to divide quickly by $2^{n}$. The setting of the CA bit, by srawi, is independent of mode.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc=1)

- XER:

Affected: CA

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

## SrW $x$

Shift Right Word

| srw | $r A, r S, r B$ | $(R c=0)$ |
| :--- | :--- | :--- |
| srw. | $r A, r S, r B$ | $(R c=1)$ |



```
n\leftarrowrm[27-31]
r}\leftarrow\operatorname{ROTL}(\mathbf{rS},\underline{32}-n
```

The contents of $\mathbf{r S}$ are shifted right the number of bits specified by the low-order six bits of rB . Bits shifted out of position $\underline{31}$ are lost. Zeros are supplied to the vacated positions on the left. The result is placed into rA .

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

stb stb
Store Byte
stb rS,d(rA)

| 38 | S | A |  | $d$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 1011 | 1516 | 31 |

if $\mathbf{r A}=0$ then $\mathrm{b} \leftarrow 0$
elseb $\leftarrow(\boldsymbol{r A})$
$\mathrm{EA} \leftarrow \mathrm{b}+\operatorname{EXTS}(\mathrm{d})$
MEM $(E A, 1) \leftarrow \mathbf{r S}[24-31]$
$E A$ is the sum $(r A \mid 0)+d$. The contents of the low-order eight bits of $r S$ are stored into the byte in memory addressed by EA.

Other registers altered:

- None

|  |  | D |
| :--- | :--- | :--- |



```
EA\leftarrow(rA) + EXTS (d)
MEM(EA, 1) \leftarrow rS[24-31]
rA}\leftarrow E
```

$E A$ is the sum $(r A)+d$. The contents of the low-order eight bits of $r S$ are stored into the byte in memory addressed by EA. EA is placed into rA. If $\mathrm{rA}=0$, the instruction form is invalid.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | D |



```
stbux rS,rA,rB
```

    \(\operatorname{MEM}(E A, 1) \leftarrow \boldsymbol{r S}[24-31]\)
    \(r A \leftarrow E A\)
    $E A$ is the sum $(r A)+(r B)$. The contents of the low-order eight bits of $r S$ are stored into the byte in memory addressed by EA. EA is placed into $\mathbf{r A}$. If $\mathbf{r A}=0$, the instruction form is invalid.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |


$E A$ is the sum $(r A \mid 0)+(r B)$. The contents of the low-order eight bits of $\mathbf{r S}$ are stored into the byte in memory addressed by EA.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

Store Half Word

```
sth rS,d(rA)
```

| 44 |  | S | A |  | $d$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 1011 | 1516 | 31 |  |  |

if $\boldsymbol{r} A=0$ then $b \leftarrow 0$
elseb $\leftarrow(\boldsymbol{r} A)$
$\mathrm{EA} \leftarrow \mathrm{b}+\operatorname{EXTS}(\mathrm{d})$
$\operatorname{MEM}(E A, 2) \leftarrow \mathbf{r S}[16-31]$
$E A$ is the sum $(r A \mid 0)+d$. The contents of the low-order 16 bits of $r S$ are stored into the half word in memory addressed by EA.

Other registers altered:

- None
$\square$


## sthbrx

## sthbrx

Store Half Word Byte-Reverse Indexed
sthbrx rS,rA,rBReserved

$E A$ is the sum $(r A \mid 0)+(r B)$. The contents of the low-order eight bits of $\mathbf{r S}$ are stored into bits $0-7$ of the half word in memory addressed by EA. The contents of the subsequent low-order eight bits of $\mathbf{r S}$ are stored into bits $8-15$ of the half word in memory addressed by EA.

Other registers altered:

- None

| UISA |  |  | X |
| :---: | :---: | :---: | :---: |

## sthu

Store Half Word with Update
sthu rS,d(rA)

| 45 | S |  | A | d |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 1011 | 1516 | 31 |  |

```
EA\leftarrow(rA) + EXTS (d)
MEM(EA, 2) \leftarrow rS[16-31]
rA}\leftarrowE
```

$E A$ is the sum $(r A)+d$. The contents of the low-order 16 bits of $r S$ are stored into the half word in memory addressed by EA. EA is placed into rA. If $r A=0$, the instruction form is invalid.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | D |

sthux
sthux
Store Half Word with Update Indexed
sthux rS,rA,rBReserved

| 31 | S |  | A |  | B | 439 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 5 | 6 |  | 10 | 11 | 15 | 16 | 20 |

$\mathrm{EA} \leftarrow(\mathbf{r A})+(\mathbf{r B})$
$\operatorname{MEM}(E A, 2) \leftarrow \boldsymbol{r S}[16-31]$
$\boldsymbol{r A} \leftarrow \mathrm{EA}$
$E A$ is the sum $(r A)+(r B)$. The contents of the low-order 16 bits of $r S$ are stored into the half word in memory addressed by EA. EA is placed into $\mathbf{r A}$. If $\mathbf{r A}=0$, the instruction form is invalid.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |


$E A$ is the sum $(r A \mid 0)+(r B)$. The contents of the low-order 16 bits of $r S$ are stored into the half word in memory addressed by EA.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

stmw
stmw
Store Multiple Word

```
stmw rS,d(rA)
```

| 47 |  | S | A |  | $d$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 1011 | 1516 | 31 |  |

```
if rA = 0 then b }\leftarrow
elseb }\leftarrow(rA
EA}\leftarrow\textrm{b}+\operatorname{EXTS}(\textrm{d}
r}\leftarrowr
do while r \leq 31
    MEM(EA, 4) \leftarrowGGR(r)
    r}\leftarrowr+
    EA}\leftarrow\textrm{EA}+
```

EA is the sum $(\mathrm{rA} \mid 0)+\mathrm{d} . n=(32-\mathrm{rS}) . n$ consecutive words starting at EA are stored from the GPRs $\mathbf{r S}$ through $\mathbf{r 3 1}$. For example, if $\mathbf{r S}=30$, 2 words are stored. EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined.

Note that this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | D |

MPCxxx INSTRUCTION SET

## stswi

Store String Word Immediate
stswi rS,rA,NB


EA is $(\mathrm{rA} \mid 0)$. Let $n=\mathrm{NB}$ if $\mathrm{NB} \neq 0, n=32$ if $\mathrm{NB}=0 ; n$ is the number of bytes to store. Let $n r=\operatorname{CEIL}(n \div 4)$; $n r$ is the number of registers to supply data. $n$ consecutive bytes starting at EA are stored from GPRs rS through rS + nr-1. Bytes are stored left to right from each register. The sequence of registers wraps around through r0 if required. Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked.

Note that, in some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

stswx
Store String Word Indexed
stswx rS,rA,rB
$\square$ Reserved

|  | 31 | S |  | A |  | B |  | 661 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 56 |  | 1011 |  | 1516 |  | 2021 |  | 3031 |
|  | if <br> el <br> EA <br> n <br> $r$ <br> i <br> do | n b <br> ] <br> en <br> G <br> en | - 0 <br> $\leftarrow$ <br> (r) <br> $\leftarrow$ |  | 32) |  |  |  |  |

EA is the sum $(r A \mid 0)+(r B)$. Let $n=$ XER[25-31]; $n$ is the number of bytes to store. Let $n r=$ CEIL $(n \div 4)$; $n r$ is the number of registers to supply data. $n$ consecutive bytes starting at EA are stored from GPRs $\mathbf{r S}$ through $\mathbf{r S}+n r-1$. Bytes are stored left to right from each register. The sequence of registers wraps around through $\mathbf{r 0}$ if required. If $n=0$, no bytes are stored. Under certain conditions (for example, segment boundary crossing) the data alignment exception handler may be invoked.

Note that, in some implementations, this instruction is likely to have a greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

Store Word

```
stw rS,d(rA)
```


if $\boldsymbol{r} A=0$ then $\mathrm{b} \leftarrow 0$
elseb $\leftarrow(\boldsymbol{r} A)$
$\mathrm{EA} \leftarrow \mathrm{b}+\operatorname{EXTS}(\mathrm{d})$
$\operatorname{MEM}(E A, 4) \leftarrow \mathbf{r S}$
$E A$ is the sum $(\mathbf{r A} \mid 0)+d$. The contents of $\mathbf{r S}$ are stored into the word in memory addressed by EA.

Other registers altered:

- None

|  |  | D |
| :--- | :--- | :--- |

## stwbrx

Store Word Byte-Reverse Indexed
stwbrx rS,rA,rB


EA is the sum $(\mathbf{r A} \mid 0)+(r B)$. The contents of the low-order eight bits of $\mathbf{r S}$ are stored into bits $0-7$ of the word in memory addressed by EA. The contents of the subsequent eight low-order bits of rS are stored into bits $8-15$ of the word in memory addressed by EA. The contents of the subsequent eight low-order bits of $\mathbf{r S}$ are stored into bits $16-23$ of the word in memory addressed by EA. The contents of the subsequent eight low-order bits of $r S$ are stored into bits 24-31 of the word in memory addressed by EA.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

## stwex.

stwex.
Store Word Conditional Indexed
stwcx. rS,rA,rB

| 31 | S |  | A |  | B | 150 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 5 | 6 |  | 10 | 11 | 15 | 16 |

```
if \(\mathbf{r A}=0\) then \(\mathrm{b} \leftarrow 0\)
else \(\mathrm{b} \leftarrow(\boldsymbol{r} A)\)
\(\mathrm{EA} \leftarrow \mathrm{b}+(\mathbf{r B})\)
if RESERVE then
    if RESERVE_ADDR = physical_addr (EA)
    \(\operatorname{MEM}(E A, 4) \leftarrow \mathbf{r S}\)
    \(\mathrm{CRO} \leftarrow\) Ob00 || Ob1 || XER[SO]
    else
    \(u \leftarrow\) undefined 1-bit value
    if u then MEM (EA, 4) \(\leftarrow \boldsymbol{r S}\)
    \(\mathrm{CR} 0 \leftarrow 0 \mathrm{~b} 00||\mathrm{u}|| \mathrm{XER}[\mathrm{SO}]\)
    RESERVE \(\leftarrow 0\)
else
    \(\mathrm{CRO} \leftarrow 0 \mathrm{bb} 00||0 \mathrm{ObO}|| \mathrm{XER}[\mathrm{SO}]\)
```

$E A$ is the sum $(\mathbf{r A} \mid 0)+(r B)$. If the reserved bit is set, the stwcx. instruction stores $\mathbf{r S}$ to effective address $(\mathbf{r A}+\mathbf{r B})$, clears the reserved bit, and sets CRO[EQ]. If the reserved bit is not set, the stwcx. instruction does not do a store; it leaves the reserved bit cleared and clears CR0[EQ]. Software must look at CR0[EQ] to see if the stwcx. was successful.

The reserved bit is set by the Iwarx instruction. The reserved bit is cleared by any stwcx. instruction to any address, and also by snooping logic if it detects that another processor does any kind of store to the block indicated in the reservation buffer when reserved is set.

If a reservation exists, and the memory address specified by the stwcx. instruction is the same as that specified by the load and reserve instruction that established the reservation, the contents of $\mathbf{r S}$ are stored into the word in memory addressed by EA and the reservation is cleared.

If a reservation exists, but the memory address specified by the stwcx. instruction is not the same as that specified by the load and reserve instruction that established the reservation, the reservation is cleared, and it is undefined whether the contents of $r \mathrm{~S}$ are stored into the word in memory addressed by EA.

If no reservation exists, the instruction completes without altering memory.
CRO field is set to reflect whether the store operation was performed as follows.

```
CRO[LT GT EQ S0] = 0b00 || store_performed || XER[SO]
```


## Freescale Semiconductor, Inc.

EA must be a multiple of four. If it is not, either the system alignment exception handler is invoked or the results are boundedly undefined.

The granularity with which reservations are managed is implementation-dependent. Therefore, the memory to be accessed by the load and reserve and store conditional instructions should be allocated by a system library program.

Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

MPCxxx INSTRUCTION SET

## stwu

stwu
Store Word with Update
stwu rS,d(rA)

| 37 |  | S | A |  | $d$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 1011 | 1516 | 31 |  |  |

```
EA\leftarrow(rA) + EXTS (d)
MEM(EA, 4) \leftarrow rS
rA}\leftarrow\textrm{EA
```

EA is the sum $(r A)+d$. The contents of $r S$ are stored into the word in memory addressed by EA. EA is placed into rA. If $r A=0$, the instruction form is invalid.

Other registers altered:

- None

| UISA |  |  | D |
| :---: | :---: | :---: | :---: |

## stwux

Store Word with Update Indexed
stwux rS,rA,rBReserved

$\mathrm{EA} \leftarrow(\boldsymbol{r} A)+(\boldsymbol{r} B)$
MEM (EA, 4) $\leftarrow \mathbf{r S}$
$r A \leftarrow E A$
$E A$ is the sum $(r A)+(r B)$. The contents of $r S$ are stored into the word in memory addressed by EA. EA is placed into $r A$. If $r A=0$, the instruction form is invalid.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

## Freescale Semiconductor, Inc.

## stwx

stwx
Store Word Indexed
stwx rS,rA,rBReserved

if $\boldsymbol{r A}=0$ then $\mathrm{b} \leftarrow 0$
elseb $\leftarrow(\boldsymbol{r A})$
$\mathrm{EA} \leftarrow \mathrm{b}+(\mathbf{r B})$
$\operatorname{MEM}(E A, 4) \leftarrow \mathbf{r S}$
$E A$ is the sum $(r A \mid 0)+(r B)$. The contents of $\mathbf{r S}$ are is stored into the word in memory addressed by EA.

Other registers altered:

- None

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | X |

## subf $x$

Subtract From

| subf | $r D, r A, r B$ | $(O E=0 R c=0)$ |
| :--- | :--- | :--- |
| subf. | rD,rA,rB | $(O E=0 R c=1)$ |
| subfo | $r D, r A, r B$ | $(O E=1 R c=0)$ |
| subfo. | $r D, r A, r B$ | $(O E=1 R c=1)$ |


| 31 |  | D | A | B | OE | 40 | Rc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 56 |  |  |  | 21 |  |  |

$$
\mathbf{r D} \leftarrow \neg(\mathbf{r} A)+(\mathbf{r B})+1
$$

The sum $\neg(\mathbf{r A})+(\mathbf{r B})+1$ is placed into $\mathbf{r D}$. The subf instruction is preferred for subtraction because it sets few status bits.

Other registers altered:

- Condition Register (CRO field):

Affected: LT, GT, EQ, SO(if Rc = 1)

- XER:

Affected: SO, OV(if OE = 1)
Simplified mnemonics:
sub rD,rA,rB equivalent to subf rD,rB,rA

| UISA |  |  | XO |
| :---: | :---: | :---: | :---: |

## subfcx

Subtract from Carrying

| subfc | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| subfc. | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| subfco | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| subfco. | $\mathrm{rD}, \mathrm{rA}, \mathrm{rB}$ | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |


$\mathbf{r D} \leftarrow \neg(\mathbf{r} A)+(\mathbf{r B})+1$

The sum $\neg(\mathrm{rA})+(\mathrm{rB})+1$ is placed into rD .
Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO (if Rc = 1)
Note: CRO field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA
Affected: SO, OV (if OE = 1)
Simplified mnemonics:
subc rD,rA,rB equivalent to subfc rD,rB,rA

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | XO |

## subfe ${ }_{x}$

Subtract from Extended

```
subfe rD,rA,rB (OE = 0 Rc=0)
subfe. rD,rA,rB (OE = 0 Rc=1)
subfeo rD,rA,rB (OE = 1 Rc=0)
subfeo. rD,rA,rB (OE = 1 Rc=1)
```

| 31 | D | A | B | OE | 136 | Rc |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 5 | 6 |  | 10 | 11 |  | 15 | 16 |

$\mathbf{r D} \leftarrow\urcorner(\mathbf{r A})+(\mathbf{r B})+\mathrm{XER}[\mathrm{CA}]$

The sum $\neg(r A)+(r B)+X E R[C A]$ is placed into $r D$.
Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)
Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA
Affected: SO, OV(if OE = 1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | XO |

## subfic

## subfic

Subtract from Immediate Carrying
subfic rD,rA,SIMM

| 08 | D | A |  | SIMM |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 56 | 1011 | 15 | 16 | 31 |

$\boldsymbol{r D} \leftarrow \neg(\boldsymbol{r A})+\operatorname{EXTS}(S I M M)+1$

The sum $\neg(r A)+$ EXTS $(S I M M)+1$ is placed into $r D$.
Other registers altered:

- XER:

Affected: CA

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :--- | :--- | :---: |
| UISA |  |  | D |

## subfme $_{x}$

## subfme $_{x}$

Subtract from Minus One Extended

| subfme | $r D, r A$ | $(O E=0 \mathrm{Rc}=0)$ |
| :--- | :--- | :--- |
| subfme. | rD,rA | $(\mathrm{OE}=0 \mathrm{Rc}=1)$ |
| subfmeo | rD,rA | $(\mathrm{OE}=1 \mathrm{Rc}=0)$ |
| subfmeo. | $\mathrm{rD}, \mathrm{rA}$ | $(\mathrm{OE}=1 \mathrm{Rc}=1)$ |Reserved


$\boldsymbol{r D} \leftarrow\urcorner(\boldsymbol{r A})+\mathrm{XER}[\mathrm{CA}]-1$

The sum $\neg(r A)+X E R[C A]+(\underline{32}) 1$ is placed into $r D$.
Other registers altered:

- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)
Note: CR0 field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).

- XER:

Affected: CA
Affected: SO, OV(if OE = 1)

| PowerPC Architecture Level | Supervisor Level | Optional | Form |
| :---: | :---: | :---: | :---: |
| UISA |  |  | XO |

## subfzex

Subtract from Zero Extended

```
subfze rD,rA (OE = 0 Rc=0)
subfze. rD,rA (OE=0 Rc=1)
subfzeo rD,rA (OE=1Rc=0)
subfzeo. rD,rA (OE=1 Rc=1)
```Reserved


The sum \(\neg(\mathrm{rA})+\mathrm{XER}[\mathrm{CA}]\) is placed into rD .
Other registers altered:
- Condition Register (CRO field):

Affected: LT, GT, EQ, SO(if Rc = 1)
Note: CRO field may not reflect the "true" (infinitely precise) result if overflow occurs (see XER below).
- XER:

Affected: CA
Affected: \(\mathrm{SO}, \mathrm{OV}\) (if \(\mathrm{OE}=1\) )
\begin{tabular}{|c|l|l|c|}
\multicolumn{1}{c}{ PowerPC Architecture Level } & \multicolumn{1}{c}{ Supervisor Level } & Optional & \multicolumn{1}{c}{ Form } \\
\hline UISA & & & XO \\
\hline
\end{tabular}


The sync instruction provides an ordering function for the effects of all instructions executed by a given processor. Executing a sync instruction ensures that all instructions preceding the sync instruction appear to have completed before the sync instruction completes, and that no subsequent instructions are initiated by the processor until after the sync instruction completes. When the sync instruction completes, all external accesses caused by instructions preceding the sync instruction will have been performed with respect to all other mechanisms that access memory.

Multiprocessor implementations also send a sync address-only broadcast that is useful in some designs. For example, if a design has an external buffer that re-orders loads and stores for better bus efficiency, the sync broadcast signals to that buffer that previous loads/stores must be completed before any following loads/stores.

The sync instruction can be used to ensure that the results of all stores into a data structure, caused by store instructions executed in a "critical section" of a program, are seen by other processors before the data structure is seen as unlocked.

The functions performed by the sync instruction will normally take a significant amount of time to complete, so indiscriminate use of this instruction may adversely affect performance. In addition, the time required to execute sync may vary from one execution to another. The eieio instruction may be more appropriate than sync for many cases.

Other registers altered:
- None
\begin{tabular}{|c|c|c|c|}
\multicolumn{1}{l}{ PowerPC Architecture Level } & Supervisor Level & \multicolumn{1}{c}{ Optional } & \multicolumn{1}{c}{ Form } \\
\hline UISA & & & X \\
\hline
\end{tabular}

MPCxxx INSTRUCTION SET

\section*{Freescale Semiconductor, Inc.}

\section*{tlbia}

\section*{tlbia}

Translation Lookaside Buffer Invalidate All
\begin{tabular}{|ll|l|r|r|rr|r|}
\hline 31 & 00000 & 00000 & 00000 & 370 & 0 \\
\hline 0 & 5 & 6 & 1011 & 1516 & 2021 & 3031
\end{tabular}

All TLB entries \(\leftarrow\) invalid

The entire translation lookaside buffer (TLB) is invalidated (that is, all entries are removed). The TLB is invalidated regardless of the settings of MSR[IR] and MSR[DR]. The invalidation is done without reference to the SLB or segment table. This instruction does not cause the entries to be invalidated in other processors. This is a supervisor-level instructon.

Other registers altered:
- None
\begin{tabular}{|c|c|c|c|}
\multicolumn{1}{c}{ PowerPC Architecture Level } & \multicolumn{2}{c}{ Supervisor Level } & Optional \\
\hline Form \\
\hline OEA & \(\sqrt{ }\) & \(\sqrt{ }\) & X \\
\hline
\end{tabular}

\section*{tlbie}
tlbie
Translation Lookaside Buffer Invalidate Entry
tlbie rB
\(\square\) Reserved
\begin{tabular}{|l|r|r|r|r|r|l|}
\hline 31 & 00000 & 00000 & \(B\) & 30 k 6 & 0 \\
\hline 0 & 5 & 6 & 1011 & 1516 & 2021 & 30 \\
\hline
\end{tabular}
\(\mathrm{VPS} \leftarrow \mathbf{r B}\) [4-19]
Identify TLB entries corresponding to VPS
Each such TLB entry \(\leftarrow\) invalid
\(E A\) is the contents of \(r B\). If the translation lookaside buffer (TLB) contains an entry corresponding to EA, that entry is made invalid (that is, removed from the TLB).

Multiprocessing implementations (for example, the 601, and 604) send a tlbie addressonly broadcast over the address bus to tell other processors to invalidate the same TLB entry in their TLBs.

The TLB search is done regardless of the settings of MSR[IR] and MSR[DR]. The search is done based on a portion of the logical page number within a segment. All entries matching the search criteria are invalidated.

Block address translation for EA, if any, is ignored.
This is a supervisor-level instruction.
Other registers altered:
- None
\begin{tabular}{|c|c|c|c|}
\multicolumn{1}{c}{ PowerPC Architecture Level } & Supervisor Level & \multicolumn{1}{c}{ Optional } & Form \\
\hline OEA & \(\checkmark\) & \(\checkmark\) & X \\
\hline
\end{tabular}

MPCxxx INSTRUCTION SET
tlbsync
\(\square\) Reserved
\begin{tabular}{|l|l|r|r|r|r|c|}
\hline 31 & 00000 & 00000 & 00000 & 566 & 0 \\
\hline 0 & 5 & 6 & 1011 & 1516 & 2021 & 3031
\end{tabular}

If an implementation sends a broadcast for tlbie then it will also send a broadcast for tlbsync. Executing a tlbsync instruction ensures that all tlbie instructions previously executed by the processor executing the tlbsync instruction have completed on all other processors. The operation performed by this instruction is treated as a caching-inhibited and guarded data access with respect to the ordering done by eieio. This instruction is supervisor-level.

Other registers altered:
- None

\section*{PowerPC Architecture Level}
\begin{tabular}{|c|c|c|c|}
\hline OEA & \(\checkmark\) & \(\checkmark\) & \(X\) \\
\hline
\end{tabular}

Trap Word
tw TO,rA,rBReserved
\begin{tabular}{|lll|l|l|l|l|l|l|}
\hline 31 & \multicolumn{2}{|c|}{ TO } & A & B & 4 & 0 \\
\hline 0 & 5 & 6 & 10 & 11 & 15 & 16 & 20 & 21
\end{tabular}
\[
\begin{aligned}
& a \leftarrow \operatorname{EXTS}(\boldsymbol{r A}) \\
& \mathrm{b} \leftarrow \operatorname{EXTS}(\boldsymbol{r B}) \\
& \text { if }(a<b) \& \operatorname{TO}[0] \text { then TRAP } \\
& \text { if }(a>b) \& \operatorname{TO}[1] \text { then TRAP } \\
& \text { if }(a=b) \& \operatorname{TO}[2] \text { then TRAP } \\
& \text { if }(a<U b) \& T O[3] \text { then TRAP } \\
& \text { if }(a>U b) \& T O[4] \text { then TRAP }
\end{aligned}
\]

The contents of \(\mathbf{r A}\) are compared with the contents of \(\mathbf{r B}\). If any bit in the TO field is set and its corresponding condition is met by the result of the comparison, then the system trap handler is invoked.

Other registers altered:
- None

Simplified mnemonics:
\begin{tabular}{llll} 
tweq rA,rB & equivalent to & tw & 4,rA,rB \\
twige rA,rB & equivalent to & tw & \(\mathbf{5 , r A}, r B\) \\
trap & equivalent to & tw & \(\mathbf{3 1 , 0 , 0}\)
\end{tabular}
\begin{tabular}{|c|l|l|c|}
\multicolumn{1}{l}{ PowerPC Architecture Level } & \multicolumn{1}{c}{ Supervisor Level } & \multicolumn{1}{c}{ Optional } & \multicolumn{1}{c}{ Form } \\
\hline UISA & & & X \\
\hline
\end{tabular}

MPCxxx INSTRUCTION SET

\section*{twi}

Trap Word Immediate
```

twi TO,rA,SIMM

```
\begin{tabular}{|lll|l|l|ll|}
\hline 03 & \multicolumn{2}{|c|}{ TO } & A & SIMM & \\
\hline 0 & 5 & 6 & 10 & 11 & 15 & 16
\end{tabular}
```

a\leftarrow\operatorname{EXTS}(rA)
if (a < EXTS (SIMM)) \& TO[0] then TRAP
if (a > EXTS (SIMM)) \& TO[1] then TRAP
if (a = EXTS (SIMM)) \& TO[2] then TRAP
if (a <U EXTS (SIMM)) \& TO[3] then TRAP
if (a >U EXTS (SIMM)) \& TO[4] then TRAP

```

The contents of rA are compared with the sign-extended value of the SIMM field. If any bit in the TO field is set and its corresponding condition is met by the result of the comparison, then the system trap handler is invoked.

Other registers altered:
- None

Simplified mnemonics:
\begin{tabular}{llll} 
twgti rA,value & equivalent to & twi & 8,rA,value \\
twllei rA,value & equivalent to & twi & \(\mathbf{6 , r A , v a l u e}\)
\end{tabular}
\begin{tabular}{|c|l|l|c|}
\multicolumn{1}{c}{ PowerPC Architecture Level } & \multicolumn{1}{c}{ Supervisor Level } & Optional & Form \\
\hline UISA & & & D \\
\hline
\end{tabular}
```

XOrx XOr}
XOR

| xor | $r A, r S, r B$ | $(R c=0)$ |
| :--- | :--- | :--- |
| xor. | $r A, r S, r B$ | $(R c=1)$ |

```

```

    rA}\leftarrow(\mathbf{rS})\oplus(\mathbf{rB}
    ```

The contents of \(\mathbf{r S}\) is XORed with the contents of \(\mathbf{r B}\) and the result is placed into rA . Other registers altered:
- Condition Register (CR0 field):

Affected: LT, GT, EQ, SO(if Rc = 1)
\begin{tabular}{|c|c|c|c|}
\multicolumn{1}{c}{ PowerPC Architecture Level } & \multicolumn{1}{c}{ Supervisor Level } & \multicolumn{1}{c}{ Optional } & \multicolumn{1}{c|}{ Form } \\
\hline UISA & & & X \\
\hline
\end{tabular}

\section*{xori}
xori
XOR Immediate
xori rA,rS,UIMM
\begin{tabular}{|lll|l|l|ll|}
\hline 26 & \multicolumn{2}{|c|}{ S } & A & & UIMM & \\
\hline 0 & 56 & 10 & 11 & 15 & 16 & 31
\end{tabular}
\(\mathbf{r A} \leftarrow(\mathbf{r S}) \oplus((\underline{16}) 0|\mid\) UIMM \()\)

The contents of \(\mathbf{r S}\) are XORed with \(0 \times 0000\) || UIMM and the result is placed into rA. Other registers altered:
- None
\begin{tabular}{|c|l|l|c|}
\multicolumn{1}{c}{ PowerPC Architecture Level } & Supervisor Level & Optional & Form \\
\hline UISA & & & D \\
\hline
\end{tabular}

\section*{xoris}
xoris
XOR Immediate Shifted
xoris rA,rS,UIMM
\begin{tabular}{|lll|l|l|ll|}
\hline 27 & & S & A & & UIMM & \\
\hline 0 & 56 & 1011 & 15 & 16 & 31
\end{tabular}
\(\mathbf{r A} \leftarrow(\mathbf{r S}) \oplus(\) UIMM \(\|\) (16) 0\()\)

The contents of \(\mathbf{r S}\) are XORed with UIMM || \(0 \times 0000\) and the result is placed into rA. Other registers altered:
- None
\begin{tabular}{|c|l|l|c|}
\multicolumn{1}{c}{ PowerPC Architecture Level } & \multicolumn{1}{c}{ Supervisor Level } & Optional & Form \\
\hline UISA & & & D \\
\hline
\end{tabular}

\section*{Appendix \\ MPCxxx Instruction Set Listings}

This appendix lists the MPCxxx's instruction set. Instructions are sorted by mnemonic, opcode, function, and form. Also included in this appendix is a quick reference table that contains general information, such as the architecture level, privilege level, and form.

Note that split fields, which represent the concatenation of sequences from left to right, are shown in lowercase.

\section*{Instructions Sorted by Mnemonic}

Table 1 lists the instructions implemented in the MPCxxx in alphabetical order by mnemonic.


\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline bx & 18 & \multicolumn{6}{|c|}{LI} & AA & LK \\
\hline bc \(x\) & 16 & \multicolumn{2}{|l|}{BO} & BI & \multicolumn{3}{|c|}{BD} & AA & LK \\
\hline bcctr \(x\) & 19 & \multicolumn{2}{|l|}{BO} & BI & 00000 & & 528 & & LK \\
\hline bclr \(x\) & 19 & \multicolumn{2}{|l|}{BO} & BI & 00000 & & 16 & & LK \\
\hline cmp & 31 & crfD 0 & L & A & B & & 0 & & 0 \\
\hline cmpi & 11 & crfD 0 & L & A & \multicolumn{5}{|c|}{SIMM} \\
\hline cmpl & 31 & crfD 0 & L & A & B & & 32 & & 0 \\
\hline cmpli & 10 & crfD 0 & L & A & & & & & \\
\hline cntlzw \(x\) & 31 & \multicolumn{2}{|l|}{S} & A & 00000 & & 26 & & Rc \\
\hline crand & 19 & \multicolumn{2}{|l|}{crbD} & crbA & crbB & & 257 & & 0 \\
\hline crandc & 19 & \multicolumn{2}{|l|}{crbD} & crbA & crbB & & 129 & & 0 \\
\hline creqv & 19 & \multicolumn{2}{|l|}{crbD} & crbA & crbB & & 289 & & 0 \\
\hline crnand & 19 & \multicolumn{2}{|l|}{crbD} & crbA & crbB & & 225 & & 0 \\
\hline crnor & 19 & \multicolumn{2}{|l|}{crbD} & crbA & crbB & & 33 & & 0 \\
\hline cror & 19 & \multicolumn{2}{|l|}{crbD} & crbA & crbB & & 449 & & 0 \\
\hline crorc & 19 & \multicolumn{2}{|l|}{crbD} & crbA & crbB & & 417 & & 0 \\
\hline crxor & 19 & \multicolumn{2}{|l|}{crbD} & crbA & crbB & & 193 & & 0 \\
\hline dcbf & 31 & \multicolumn{2}{|l|}{00000} & A & B & & 86 & & 0 \\
\hline dcbi \({ }^{1}\) & 31 & \multicolumn{2}{|l|}{00000} & A & B & & 470 & & 0 \\
\hline dcbst & 31 & \multicolumn{2}{|l|}{00000} & A & B & & 54 & & 0 \\
\hline dcbt & 31 & \multicolumn{2}{|l|}{00000} & A & B & & 278 & & 0 \\
\hline dcbtst & 31 & \multicolumn{2}{|l|}{00000} & A & B & & 246 & & 0 \\
\hline dcbz & 31 & \multicolumn{2}{|l|}{00000} & A & B & & 1014 & & 0 \\
\hline \(\operatorname{divw} x\) & 31 & D & & A & B & OE & 491 & & Rc \\
\hline divwux & 31 & \multicolumn{2}{|l|}{D} & A & B & OE & 459 & & Rc \\
\hline eciwx & 31 & \multicolumn{2}{|l|}{D} & A & B & & 310 & & 0 \\
\hline ecowx & 31 & \multicolumn{2}{|l|}{S} & A & B & & 438 & & 0 \\
\hline eieio & 31 & \multicolumn{2}{|l|}{00000} & 00000 & 00000 & & 854 & & 0 \\
\hline eqv \(x\) & 31 & S & & A & B & & 284 & & Rc \\
\hline extsb \(x\) & 31 & S & & A & 00000 & & 954 & & Rc \\
\hline extsh \(x\) & 31 & S & & A & 00000 & & 922 & & Rc \\
\hline icbi & 31 & \multicolumn{2}{|l|}{00000} & A & B & & & & 0 \\
\hline isync & 19 & 00000 & & 00000 & 00000 & & 150 & & 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Ibz & 34 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & \multicolumn{3}{|c|}{d} \\
\hline Ibzu & 35 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & \multicolumn{3}{|c|}{d} \\
\hline Ibzux & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & B & 119 & 0 \\
\hline Ibzx & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & B & 87 & 0 \\
\hline Iha & 42 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & \multicolumn{3}{|c|}{d} \\
\hline Ihau & 43 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & \multicolumn{3}{|c|}{d} \\
\hline Ihaux & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & B & 375 & 0 \\
\hline Ihax & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & B & 343 & 0 \\
\hline Ihbrx & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & B & 790 & 0 \\
\hline Ihz & 40 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & \multicolumn{3}{|c|}{d} \\
\hline Ihzu & 41 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & \multicolumn{3}{|c|}{d} \\
\hline Ihzux & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & B & 311 & 0 \\
\hline Ihzx & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & B & 279 & 0 \\
\hline Imw \({ }^{3}\) & 46 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & \multicolumn{3}{|c|}{d} \\
\hline Iswi \({ }^{3}\) & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & NB & 597 & 0 \\
\hline Iswx \({ }^{3}\) & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & B & 533 & 0 \\
\hline Iwarx & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & B & 20 & 0 \\
\hline Iwbrx & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & B & 534 & 0 \\
\hline Iwz & 32 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & \multicolumn{3}{|c|}{d} \\
\hline Iwzu & 33 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & \multicolumn{3}{|c|}{d} \\
\hline Iwzux & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & B & 55 & 0 \\
\hline Iwzx & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|r|}{A} & B & 23 & 0 \\
\hline merf & 19 & crfD & 00 & crfS & 00 & 00000 & 0 & 0 \\
\hline merxr & 31 & crfD & 00 & \multicolumn{2}{|l|}{00000} & 00000 & 512 & 0 \\
\hline mfar & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|l|}{00000} & 00000 & 19 & 0 \\
\hline mfmsr \({ }^{1}\) & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|l|}{00000} & 00000 & 83 & 0 \\
\hline \(\mathbf{m f s p r}^{2}\) & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{3}{|c|}{spr} & 339 & 0 \\
\hline mfsr \({ }^{1}\) & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|l|}{0 SR} & 00000 & 595 & 0 \\
\hline mfsrin \({ }^{1}\) & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|l|}{00000} & B & 659 & 0 \\
\hline mftb & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{3}{|c|}{tbr} & 371 & 0 \\
\hline mtcrf & 31 & \multicolumn{2}{|l|}{S} & 0 & & 0 & 144 & 0 \\
\hline mtmsr & 31 & \multicolumn{2}{|l|}{S} & \multicolumn{2}{|l|}{00000} & 00000 & & 0 \\
\hline \(\mathbf{m t s p r}^{2}\) & 31 & \multicolumn{2}{|l|}{S} & \multicolumn{3}{|c|}{spr} & 467 & 0 \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline mtsr \({ }^{1}\) & 31 & S & 0 & SR & 00000 & \multicolumn{3}{|c|}{210} & & 0 \\
\hline mtsrin \({ }^{1}\) & 31 & S & & 00000 & B & \multicolumn{3}{|c|}{242} & & 0 \\
\hline mulhw \(x\) & 31 & D & & A & B & 0 & \multicolumn{2}{|l|}{75} & & Rc \\
\hline mulhwux & 31 & D & & A & B & 0 & \multicolumn{2}{|l|}{11} & & Rc \\
\hline mulli & 7 & D & & A & \multicolumn{6}{|c|}{SIMM} \\
\hline mullw \(x\) & 31 & D & & A & B & OE & \multicolumn{2}{|l|}{235} & & Rc \\
\hline nand \(x\) & 31 & S & & A & B & & \multicolumn{2}{|l|}{476} & & Rc \\
\hline neg \(x\) & 31 & D & & A & 00000 & OE & \multicolumn{2}{|l|}{104} & & Rc \\
\hline nor \(x\) & 31 & S & & A & B & & \multicolumn{2}{|l|}{124} & & Rc \\
\hline or \(x\) & 31 & S & & A & B & & \multicolumn{2}{|l|}{444} & & Rc \\
\hline orc \(x\) & 31 & S & & A & B & & \multicolumn{2}{|l|}{412} & & Rc \\
\hline ori & 24 & S & & A & \multicolumn{6}{|c|}{UIMM} \\
\hline oris & 25 & S & & A & \multicolumn{6}{|c|}{UIMM} \\
\hline rfi \({ }^{1}\) & 19 & 00000 & & 00000 & 00000 & & \multicolumn{2}{|l|}{50} & & 0 \\
\hline rlwimix & 20 & S & & A & SH & & MB & ME & & Rc \\
\hline rlwinm \(x\) & 21 & S & & A & SH & & MB & ME & & Rc \\
\hline rlwnm \(x\) & 23 & S & & A & B & & MB & \multicolumn{2}{|l|}{ME} & Rc \\
\hline sc & 17 & 00000 & & 00000 & \multicolumn{4}{|c|}{\[
00000000000000
\]} & 1 & 0 \\
\hline \(\boldsymbol{s l w} x\) & 31 & S & & A & B & & \multicolumn{2}{|l|}{24} & & Rc \\
\hline sraw \(X\) & 31 & S & & A & B & & \multicolumn{2}{|l|}{792} & & Rc \\
\hline srawix & 31 & S & & A & SH & & \multicolumn{2}{|l|}{824} & & Rc \\
\hline srw \(x\) & 31 & S & & A & B & & \multicolumn{2}{|l|}{536} & & Rc \\
\hline stb & 38 & S & & A & \multicolumn{6}{|c|}{d} \\
\hline stbu & 39 & S & & A & \multicolumn{6}{|c|}{d} \\
\hline stbux & 31 & S & & A & B & & \multicolumn{2}{|l|}{247} & & 0 \\
\hline stbx & 31 & S & & A & B & & \multicolumn{2}{|l|}{215} & & 0 \\
\hline sth & 44 & S & & A & \multicolumn{6}{|c|}{d} \\
\hline sthbrx & 31 & S & & A & B & & \multicolumn{2}{|l|}{918} & & 0 \\
\hline sthu & 45 & S & & A & \multicolumn{6}{|c|}{d} \\
\hline sthux & 31 & S & & A & B & & 439 & & & 0 \\
\hline sthx & 31 & S & & A & B & & \multicolumn{2}{|l|}{407} & & 0 \\
\hline stmw & 47 & S & & A & \multicolumn{6}{|c|}{d} \\
\hline stswi \({ }^{3}\) & 31 & S & & A & NB & & 725 & & & 0 \\
\hline
\end{tabular}

Name 0

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline stswx \({ }^{3}\) & 31 & S & A & B & & 661 & 0 \\
\hline stw & 36 & S & A & \multicolumn{4}{|c|}{d} \\
\hline stwbrx & 31 & S & A & B & & 662 & 0 \\
\hline stwex. & 31 & S & A & B & & 150 & 1 \\
\hline stwu & 37 & S & A & \multicolumn{4}{|c|}{d} \\
\hline stwux & 31 & S & A & B & & 183 & 0 \\
\hline stwx & 31 & S & A & B & & 151 & 0 \\
\hline subf \(x\) & 31 & D & A & B & OE & 40 & Rc \\
\hline subfe \(x\) & 31 & D & A & B & OE & 8 & Rc \\
\hline subfe \(x\) & 31 & D & A & B & OE & 136 & Rc \\
\hline subfic & 08 & D & A & \multicolumn{4}{|c|}{SIMM} \\
\hline subfmex & 31 & D & A & 00000 & OE & 232 & Rc \\
\hline subfzex & 31 & D & A & 00000 & OE & 200 & Rc \\
\hline sync & 31 & 00000 & 00000 & 00000 & & 598 & 0 \\
\hline tlbia \({ }^{1,4}\) & 31 & 00000 & 00000 & 00000 & & 370 & 0 \\
\hline tlbie \({ }^{1,4}\) & 31 & 00000 & 00000 & B & & 306 & 0 \\
\hline tlbsync \({ }^{1,4}\) & 31 & 00000 & 00000 & 00000 & & 566 & 0 \\
\hline tw & 31 & TO & A & B & & 4 & 0 \\
\hline twi & 03 & TO & A & \multicolumn{4}{|c|}{SIMM} \\
\hline xor \(x\) & 31 & S & A & B & & 316 & Rc \\
\hline xori & 26 & S & A & \multicolumn{4}{|c|}{UIMM} \\
\hline xoris & 27 & S & A & \multicolumn{4}{|c|}{UIMM} \\
\hline
\end{tabular}
\({ }^{1}\) Supervisor-level instruction
\({ }^{2}\) Supervisor- and user-level instruction
\({ }^{3}\) Load and store string or multiple instruction
\({ }^{4}\) PowerPC Optional instruction

\section*{Instructions Sorted by Opcode}

Table 2 lists the instructions defined for the MPCxxx in numeric order by opcode.
Key


Table 2. Complete Instruction List Sorted by Opcode

Name 0

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline twi & 000011 & \multicolumn{3}{|l|}{TO} & \multicolumn{2}{|l|}{A} & \multicolumn{5}{|c|}{SIMM} \\
\hline mulli & 000111 & \multicolumn{3}{|l|}{D} & \multicolumn{2}{|l|}{A} & \multicolumn{5}{|c|}{SIMM} \\
\hline \multirow[t]{2}{*}{subfic cmpli} & 001000 & \multicolumn{3}{|l|}{D} & \multicolumn{2}{|l|}{A} & \multicolumn{5}{|c|}{SIMM} \\
\hline & 001010 & crfD & 0 & L & \multicolumn{2}{|l|}{A} & \multicolumn{5}{|c|}{UIMM} \\
\hline cmpi & 001011 & crfD & 0 & L & \multicolumn{2}{|l|}{A} & \multicolumn{5}{|c|}{SIMM} \\
\hline addic & 001100 & \multicolumn{3}{|l|}{D} & \multicolumn{2}{|l|}{A} & \multicolumn{5}{|c|}{SIMM} \\
\hline addic. & 001101 & \multicolumn{3}{|l|}{D} & \multicolumn{2}{|l|}{A} & \multicolumn{5}{|c|}{SIMM} \\
\hline addi & 001110 & \multicolumn{3}{|l|}{D} & \multicolumn{2}{|l|}{A} & \multicolumn{5}{|c|}{SIMM} \\
\hline addis & 001111 & \multicolumn{3}{|l|}{D} & \multicolumn{2}{|l|}{A} & \multicolumn{5}{|c|}{SIMM} \\
\hline bc \(x\) & 010000 & \multicolumn{3}{|l|}{BO} & \multicolumn{2}{|l|}{BI} & \multicolumn{3}{|c|}{BD} & AA & LK \\
\hline sc & 010001 & \multicolumn{3}{|l|}{00000} & \multicolumn{2}{|l|}{00000} & \multicolumn{3}{|c|}{00000000000000} & 1 & 0 \\
\hline b \(x\) & 010010 & \multicolumn{8}{|c|}{LI} & AA & LK \\
\hline mcrf & 010011 & crfD & 00 & & crfS & 00 & 00000 & 00 & 00 & & 0 \\
\hline bclr \(x\) & 010011 & \multicolumn{3}{|l|}{BO} & \multicolumn{2}{|l|}{BI} & 00000 & \multicolumn{2}{|l|}{0000010000} & & LK \\
\hline crnor & 010011 & \multicolumn{3}{|l|}{crbD} & \multicolumn{2}{|l|}{crbA} & crbB & \multicolumn{2}{|l|}{0000100001} & & 0 \\
\hline rfi \({ }^{1}\) & 010011 & \multicolumn{3}{|l|}{00000} & \multicolumn{2}{|l|}{00000} & 00000 & \multicolumn{2}{|l|}{0000110010} & & 0 \\
\hline crandc & 010011 & \multicolumn{3}{|l|}{crbD} & \multicolumn{2}{|l|}{crbA} & crbB & \multicolumn{2}{|l|}{0010000001} & & 0 \\
\hline isync & 010011 & \multicolumn{3}{|l|}{00000} & \multicolumn{2}{|l|}{00000} & 00000 & \multicolumn{2}{|l|}{0010010110} & & 0 \\
\hline crxor & 010011 & \multicolumn{3}{|l|}{crbD} & \multicolumn{2}{|l|}{crbA} & crbB & \multicolumn{2}{|l|}{0011000001} & & 0 \\
\hline crnand & 010011 & \multicolumn{3}{|l|}{crbD} & \multicolumn{2}{|l|}{crbA} & crbB & 00 & 01 & & 0 \\
\hline crand & 010011 & \multicolumn{3}{|l|}{crbD} & \multicolumn{2}{|l|}{crbA} & crbB & 01 & 01 & & 0 \\
\hline creqv & 010011 & \multicolumn{3}{|l|}{crbD} & \multicolumn{2}{|l|}{crbA} & crbB & 01 & 01 & & 0 \\
\hline crorc & 010011 & \multicolumn{2}{|l|}{crbD} & & \multicolumn{2}{|l|}{crbA} & crbB & 01 & 01 & & 0 \\
\hline cror & 010011 & \multicolumn{3}{|l|}{crbD} & \multicolumn{2}{|l|}{crbA} & crbB & 01 & 01 & & 0 \\
\hline bectr \(x\) & 010011 & \multicolumn{3}{|l|}{BO} & \multicolumn{2}{|l|}{BI} & 00000 & \multicolumn{2}{|l|}{1000010000} & & LK \\
\hline rlwimix & 010100 & \multicolumn{3}{|l|}{S} & \multicolumn{2}{|l|}{A} & SH & MB & ME & & Rc \\
\hline Iwinm \(x\) & 010101 & \multicolumn{3}{|l|}{S} & \multicolumn{2}{|l|}{A} & SH & MB & ME & & Rc \\
\hline
\end{tabular}

MPCxxx INSTRUCTION SET

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Name & & \(7 \quad 8 \quad 9\) & 11213 & , & & 242527 & 31 \\
\hline mtmsr \({ }^{1}\) & 011111 & S & 00000 & 00000 & & 0010010010 & 0 \\
\hline stwex. & 011111 & S & A & B & & 0010010110 & 1 \\
\hline stwx & 011111 & S & A & B & & 0010010111 & 0 \\
\hline stwux & 011111 & S & A & B & & 0010110111 & 0 \\
\hline subfzex & 011111 & D & A & 00000 & OE & 0011001000 & Rc \\
\hline addze \(x\) & 011111 & D & A & 00000 & OE & 0011001010 & Rc \\
\hline mtsr \({ }^{1}\) & 011111 & S & 0 O SR & 00000 & & 0011010010 & 0 \\
\hline stbx & 011111 & S & A & B & & 0011010111 & 0 \\
\hline subfmex & 011111 & D & A & 00000 & OE & 0011101000 & Rc \\
\hline addme \(x\) & 011111 & D & A & 00000 & OE & 0011101010 & Rc \\
\hline mullw \(x\) & 011111 & D & A & B & OE & 0011101011 & Rc \\
\hline mtsrin \({ }^{1}\) & 011111 & S & 00000 & B & & 0011110010 & 0 \\
\hline dcbtst & 011111 & 00000 & A & B & & 0011110110 & 0 \\
\hline stbux & 011111 & S & A & B & & 0011110111 & 0 \\
\hline add \(x\) & 011111 & D & A & B & OE & 0100001010 & Rc \\
\hline dcbt & 011111 & 00000 & A & B & & 0100010110 & 0 \\
\hline Ihzx & 011111 & D & A & B & & 0100010111 & 0 \\
\hline eqv \(x\) & 011111 & S & A & B & & 0100011100 & Rc \\
\hline tlbie \({ }^{1,4}\) & 011111 & 00000 & 00000 & B & & 0100110010 & 0 \\
\hline eciwx & 011111 & D & A & B & & 0100110110 & 0 \\
\hline Ihzux & 011111 & D & A & B & & 0100110111 & 0 \\
\hline xor \(x\) & 011111 & S & A & B & & 0100111100 & Rc \\
\hline \(\mathbf{m f s p r}^{2}\) & 011111 & D & & & & 0101010011 & 0 \\
\hline Ihax & 011111 & D & A & B & & 0101010111 & 0 \\
\hline tlbia \({ }^{1,4}\) & 011111 & 00000 & 00000 & 00000 & & 0101110010 & 0 \\
\hline mftb & 011111 & D & & & & 0101110011 & 0 \\
\hline Ihaux & 011111 & D & A & B & & 0101110111 & 0 \\
\hline sthx & 011111 & S & A & B & & 0110010111 & 0 \\
\hline orc \(x\) & 011111 & S & A & B & & 0110011100 & Rc \\
\hline ecowx & 011111 & S & A & B & & 0110110110 & 0 \\
\hline sthux & 011111 & S & A & B & & 0110110111 & 0 \\
\hline or \(x\) & 011111 & S & A & B & & 0110111100 & Rc \\
\hline divwux & 011111 & D & A & B & OE & 0111001011 & Rc \\
\hline
\end{tabular}

MPCxxx INSTRUCTION SET



\footnotetext{
\({ }^{1}\) Supervisor-level instruction
\({ }^{2}\) Supervisor- and user-level instruction
\({ }^{3}\) Load and store string or multiple instruction
\({ }^{4}\) PowerPC Optional instruction
}

\section*{Freescale Semiconductor, Inc.}

\section*{Instructions Grouped by Functional Categories}

Tables 3 through 30 list the PowerPC instructions grouped by function.
Key:

\section*{Table 3. Integer Arithmetic Instructions}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Name & \multicolumn{7}{|l|}{} \\
\hline add \(x\) & 31 & D & A & B & OE & 266 & Rc \\
\hline addc \(x\) & 31 & D & A & B & OE & 10 & Rc \\
\hline adde \(x\) & 31 & D & A & B & OE & 138 & Rc \\
\hline addi & 14 & D & A & \multicolumn{4}{|c|}{SIMM} \\
\hline addic & 12 & D & A & \multicolumn{4}{|c|}{SIMM} \\
\hline addic. & 13 & D & A & \multicolumn{4}{|c|}{SIMM} \\
\hline addis & 15 & D & A & \multicolumn{4}{|c|}{SIMM} \\
\hline addme \(x\) & 31 & D & A & 00000 & OE & 234 & Rc \\
\hline addze \(x\) & 31 & D & A & 00000 & OE & 202 & Rc \\
\hline \(\operatorname{divw} x\) & 31 & D & A & B & OE & 491 & Rc \\
\hline divwux & 31 & D & A & B & OE & 459 & Rc \\
\hline mulhw \(x\) & 31 & D & A & B & 0 & 75 & Rc \\
\hline mulhwux & 31 & D & A & B & 0 & 11 & Rc \\
\hline mulli & 07 & D & A & \multicolumn{4}{|c|}{SIMM} \\
\hline mullw \(x\) & 31 & D & A & B & OE & 235 & Rc \\
\hline \(\boldsymbol{n e g} x\) & 31 & D & A & 00000 & OE & 104 & Rc \\
\hline subf \(x\) & 31 & D & A & B & OE & 40 & Rc \\
\hline subfe \(x\) & 31 & D & A & B & OE & 8 & Rc \\
\hline subfic \(x\) & 08 & D & A & \multicolumn{4}{|c|}{SIMM} \\
\hline subfex & 31 & D & A & B & OE & 136 & Rc \\
\hline subfmex & 31 & D & A & 00000 & OE & 232 & Rc \\
\hline subfzex & 31 & D & A & 00000 & OE & 200 & Rc \\
\hline
\end{tabular}

\section*{Freescale Semiconductor, Inc.}

Table 4. Integer Compare Instructions

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline cmp & 31 & crfD & 0 & L & A & B & 000000 & 0 \\
\hline cmpi & 11 & crfD & 0 & L & A & \multicolumn{3}{|c|}{SIMM} \\
\hline cmpl & 31 & crfD & 0 & L & A & B & 32 & 0 \\
\hline cmpli & 10 & crfD & 0 & L & A & & UIMM & \\
\hline
\end{tabular}

Table 5. Integer Logical Instructions

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline and \(x\) & 31 & S & A & B & 28 & Rc \\
\hline andc \(x\) & 31 & S & A & B & 60 & Rc \\
\hline andi. & 28 & S & A & & UIMM & \\
\hline andis. & 29 & S & A & & UIMM & \\
\hline cntlzw \(x\) & 31 & S & A & 00000 & 26 & Rc \\
\hline eqv \(x\) & 31 & S & A & B & 284 & Rc \\
\hline extsb \(x\) & 31 & S & A & 00000 & 954 & Rc \\
\hline extsh \(x\) & 31 & S & A & 00000 & 922 & Rc \\
\hline nand \(x\) & 31 & S & A & B & 476 & Rc \\
\hline nor \(X\) & 31 & S & A & B & 124 & Rc \\
\hline or \(x\) & 31 & S & A & B & 444 & Rc \\
\hline orcx & 31 & S & A & B & 412 & Rc \\
\hline ori & 24 & S & A & & UIMM & \\
\hline oris & 25 & S & A & & UIMM & \\
\hline xor \(x\) & 31 & S & A & B & 316 & Rc \\
\hline xori & 26 & S & A & & UIMM & \\
\hline xoris & 27 & S & A & & UIMM & \\
\hline
\end{tabular}

Table 6. Integer Rotate Instructions

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline rlwimix & 22 & S & A & SH & MB & ME & Rc \\
\hline rlwinm \(x\) & 20 & S & A & SH & MB & ME & Rc \\
\hline rlwnm & & S & A & SH & MB & & Rc \\
\hline
\end{tabular}

Table 7. Integer Shift Instructions

\begin{tabular}{r|c|c|c|c|c|c|}
\(\boldsymbol{\operatorname { s l w }} x\) & 31 & S & A & B & 24 & Rc \\
\cline { 2 - 7 } \(\boldsymbol{\operatorname { s r a w }} x\) & 31 & S & A & B & 792 & Rc \\
\cline { 2 - 7 } \(\boldsymbol{\operatorname { s r a w i }} x\) & 31 & S & A & SH & 824 & Rc \\
\cline { 2 - 7 } & \(\boldsymbol{\operatorname { s r w }} x\) & 31 & S & A & B & 536 \\
\hline
\end{tabular}

Table 8. Integer Load Instructions

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline lbz & 34 & D & A & \multicolumn{3}{|c|}{d} \\
\hline Ibzu & 35 & D & A & \multicolumn{3}{|c|}{d} \\
\hline Ibzux & 31 & D & A & B & 119 & 0 \\
\hline Ibzx & 31 & D & A & B & 87 & 0 \\
\hline Iha & 42 & D & A & \multicolumn{3}{|c|}{d} \\
\hline Ihau & 43 & D & A & \multicolumn{3}{|c|}{d} \\
\hline Ihaux & 31 & D & A & B & 375 & 0 \\
\hline Ihax & 31 & D & A & B & 343 & 0 \\
\hline Ihz & 40 & D & A & \multicolumn{3}{|c|}{d} \\
\hline Ihzu & 41 & D & A & \multicolumn{3}{|c|}{d} \\
\hline Ihzux & 31 & D & A & B & 311 & 0 \\
\hline Ihzx & 31 & D & A & B & 279 & 0 \\
\hline Iwz & 32 & D & A & \multicolumn{3}{|c|}{d} \\
\hline Iwzu & 33 & D & A & \multicolumn{3}{|c|}{d} \\
\hline Iwzux & 31 & D & A & B & 55 & 0 \\
\hline Iwzx & 31 & D & A & B & 23 & 0 \\
\hline
\end{tabular}

Table 9. Integer Store Instructions

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline stb & 38 & S & A & \multicolumn{3}{|c|}{d} \\
\hline stbu & 39 & S & A & \multicolumn{3}{|c|}{d} \\
\hline stbux & 31 & S & A & B & 247 & 0 \\
\hline stbx & 31 & S & A & B & 215 & 0 \\
\hline sth & 44 & S & A & \multicolumn{3}{|c|}{d} \\
\hline sthu & 45 & S & A & \multicolumn{3}{|c|}{d} \\
\hline sthux & 31 & S & A & B & 439 & 0 \\
\hline sthx & 31 & S & A & B & 407 & 0 \\
\hline stw & 36 & S & A & \multicolumn{3}{|c|}{d} \\
\hline stwu & 37 & S & A & \multicolumn{3}{|c|}{d} \\
\hline stwux & 31 & S & A & B & 183 & 0 \\
\hline stwx & 31 & S & A & B & 151 & 0 \\
\hline
\end{tabular}

Table 10. Integer Load and Store with Byte Reverse Instructions

\begin{tabular}{r|c|c|c|c|c|c|}
\hline Ihbrx & 31 & D & A & B & 790 & 0 \\
\cline { 2 - 8 } & Iwbrx & 31 & D & A & B & 534 \\
sthbrx & 31 & S & A & B & 918 & 0 \\
\cline { 2 - 8 } & stwbrx & 31 & S & A & B & 662 \\
\hline
\end{tabular}

Table 11. Integer Load and Store Multiple Instructions

\begin{tabular}{|c|c|c|c|} 
Imw \(^{3}\) & 46 & D & A \\
\cline { 2 - 5 } \(\boldsymbol{s t m w}^{3}\) & 47 & S & A \\
\cline { 2 - 5 } & & d \\
\hline
\end{tabular}

Table 12. Integer Load and Store String Instructions

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Iswi \({ }^{3}\) & 31 & D & A & NB & 597 & 0 \\
\hline Iswx \({ }^{3}\) & 31 & D & A & B & 533 & 0 \\
\hline stswi & & S & A & NB & 725 & 0 \\
\hline stswx \({ }^{3}\) & 31 & S & A & B & 661 & 0 \\
\hline
\end{tabular}

\title{
Freescale Semiconductor, Inc.
}

\section*{Table 13. Memory Synchronization Instructions}

\begin{tabular}{r|c|c|c|c|c|c|}
\hline eieio & 31 & 00000 & 00000 & 00000 & 854 & 0 \\
\cline { 2 - 7 } isync & 19 & 00000 & 00000 & 00000 & 150 & 0 \\
\hline Iwarx & 31 & D & A & B & 20 & 0 \\
\hline stwcx. & 31 & S & A & B & 150 & 1 \\
\cline { 2 - 7 } & sync & 31 & 00000 & 00000 & 00000 & 598 \\
\hline
\end{tabular}

Table 14. Branch Instructions

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & 18 & \multicolumn{4}{|c|}{LI} & AA LK \\
\hline & 16 & BO & BI & \multicolumn{2}{|c|}{BD} & AA LK \\
\hline bcctr \(x\) & 19 & BO & BI & 00000 & 528 & LK \\
\hline bclr \(X\) & 19 & BO & BI & 00000 & 16 & LK \\
\hline
\end{tabular}

Table 15. Condition Register Logical Instructions

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline crand & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 257 & 0 \\
\hline crandc & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 129 & 0 \\
\hline creqv & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 289 & 0 \\
\hline crnand & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 225 & 0 \\
\hline crnor & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 33 & 0 \\
\hline cror & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 449 & 0 \\
\hline crorc & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 417 & 0 \\
\hline crxor & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 193 & 0 \\
\hline mcrf & 19 & crfD & 00 & crfS & 00 & 00000 & 0000000000 & 0 \\
\hline
\end{tabular}

Table 16. System Linkage Instructions

\begin{tabular}{r|c|c|c|c|c|c|}
\(\mathbf{r f i}^{1}\) & 19 & 00000 & 00000 & 00000 & 50 & 0 \\
\hline \(\mathbf{s c}\) & 17 & 00000 & 00000 & 000000000000000 & 1 & 0 \\
\hline
\end{tabular}

\section*{Freescale Semiconductor, Inc.}

Table 17. Trap Instructions

\begin{tabular}{r|c|c|c|c|c|c|}
\hline \(\mathbf{t w}\) & 31 & TO & A & B & 4 & 0 \\
\cline { 2 - 6 } & \(\mathbf{t w i}\) & 03 & TO & A & \multicolumn{3}{|c|}{} \\
\cline { 2 - 6 } & & SIMM \\
\hline
\end{tabular}

Table 18. Processor Control Instructions

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline mcrxr & 31 & crfS & 00 & 00000 & 00000 & 512 & 0 \\
\hline mfcr & 31 & \multicolumn{2}{|l|}{D} & 00000 & 00000 & 19 & 0 \\
\hline mfmsr \({ }^{1}\) & 31 & \multicolumn{2}{|l|}{D} & 00000 & 00000 & 83 & 0 \\
\hline mfspr \({ }^{2}\) & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|c|}{spr} & 339 & 0 \\
\hline mftb & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|c|}{tpr} & 371 & 0 \\
\hline mtcrf & 31 & \multicolumn{2}{|l|}{S} & \multicolumn{2}{|r|}{CRM 0} & 144 & 0 \\
\hline mtmsr \({ }^{1}\) & 31 & \multicolumn{2}{|l|}{S} & 00000 & 00000 & 146 & 0 \\
\hline mtspr \({ }^{2}\) & 31 & \multicolumn{2}{|l|}{D} & \multicolumn{2}{|c|}{spr} & 467 & 0 \\
\hline
\end{tabular}

Table 19. Cache Management Instructions

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline dcbf & 31 & 00000 & A & B & 86 & 0 \\
\hline dcbi \({ }^{1}\) & 31 & 00000 & A & B & 470 & 0 \\
\hline dcbst & 31 & 00000 & A & B & 54 & 0 \\
\hline dcbt & 31 & 00000 & A & B & 278 & 0 \\
\hline dcbtst & 31 & 00000 & A & B & 246 & 0 \\
\hline dcbz & 31 & 00000 & A & B & 1014 & 0 \\
\hline icbi & 31 & 00000 & A & B & 982 & 0 \\
\hline
\end{tabular}

Table 20. Lookaside Buffer Management Instructions

\begin{tabular}{r|c|c|c|c|c|c|} 
tlbia \(^{1,4}\) & 31 & 00000 & 00000 & 00000 & 370 & 306 \\
tlbie \(^{1,4}\) & 31 & 00000 & 00000 & \(B\) & 566 & 0 \\
\hline tlbsync \(^{1,4}\) & 31 & 00000 & 00000 & 00000 & 0 \\
\hline
\end{tabular}

\section*{Freescale Semiconductor, Inc.}

Table 21. External Control Instructions

\begin{tabular}{r|c|c|c|c|c|c|}
\hline eciwx & 31 & D & A & B & 310 & 0 \\
\cline { 2 - 7 } & 31 & S & A & B & 438 & 0 \\
\hline
\end{tabular}
\({ }^{1}\) Supervisor-level instruction
\({ }^{2}\) Supervisor- and user-level instruction
\({ }^{3}\) Load and store string or multiple instruction

\section*{Instructions Sorted by Form}

Tables 23 through 32 list the MPCxxx instructions grouped by form.

Key:
Reserved bits

Table 23. I-Form
\begin{tabular}{|l|l|l|l|}
\hline OPCD & LI & AA & LK \\
\hline
\end{tabular}

Specific Instruction


Table 24. B-Form
\begin{tabular}{|c|c|c|c|c|}
\hline OPCD & BO & BI & BD & AA \\
\hline
\end{tabular}

Specific Instruction

bcx \begin{tabular}{|c|c|c|c|c|c|}
\hline 16 & BO & BI & BD & AA & LK \\
\hline
\end{tabular}

Table 25. SC-Form
\begin{tabular}{|c|c|c|c|c|c|}
\hline OPCD & 00000 & 00000 & 000000000000000 & 1 & 0 \\
\hline
\end{tabular}

Specific Instruction
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Name & \multicolumn{6}{|l|}{} \\
\hline sc & 17 & 00000 & 00000 & 00000000000000 & 1 & 0 \\
\hline
\end{tabular}

Table 26. D-Form
\begin{tabular}{|c|c|c|c|}
\hline OPCD & \multicolumn{2}{|c|}{ D } & A \\
\hline OPCD & D & A & \(d\) \\
\hline OPCD & S & A & SIMM \\
\hline OPCD & \multicolumn{2}{|c|}{ S } & A \\
\hline OPCD & crfD & O & L \\
\hline APCD & CrfD & O & L \\
\hline A & UIMM \\
\hline OPCD & \multicolumn{2}{|c|}{ TO } & A \\
\hline
\end{tabular}

\section*{Specific Instructions}

\begin{tabular}{|c|c|c|c|c|c|}
\hline addi & 14 & \multicolumn{2}{|l|}{D} & A & SIMM \\
\hline addic & 12 & \multicolumn{2}{|l|}{D} & A & SIMM \\
\hline addic. & 13 & \multicolumn{2}{|l|}{D} & A & SIMM \\
\hline addis & 15 & \multicolumn{2}{|l|}{D} & A & SIMM \\
\hline andi. & 28 & \multicolumn{2}{|l|}{S} & A & UIMM \\
\hline andis. & 29 & \multicolumn{2}{|l|}{S} & A & UIMM \\
\hline cmpi & 11 & crfD 0 & L & A & SIMM \\
\hline cmpli & 10 & crfD 0 & L & A & UIMM \\
\hline lbz & 34 & \multicolumn{2}{|l|}{D} & A & d \\
\hline Ibzu & 35 & \multicolumn{2}{|l|}{D} & A & d \\
\hline Ina & 42 & \multicolumn{2}{|l|}{D} & A & d \\
\hline Ihau & 43 & \multicolumn{2}{|l|}{D} & A & d \\
\hline Ihz & 40 & \multicolumn{2}{|l|}{D} & A & d \\
\hline Ihzu & 41 & \multicolumn{2}{|l|}{D} & A & d \\
\hline Imw \({ }^{3}\) & 46 & \multicolumn{2}{|l|}{D} & A & d \\
\hline Iwz & 32 & \multicolumn{2}{|l|}{D} & A & d \\
\hline Iwzu & 33 & \multicolumn{2}{|l|}{D} & A & d \\
\hline mulli & 7 & \multicolumn{2}{|l|}{D} & A & SIMM \\
\hline ori & 24 & \multicolumn{2}{|l|}{S} & A & UIMM \\
\hline oris & 25 & \multicolumn{2}{|l|}{S} & A & UIMM \\
\hline stb & 38 & \multicolumn{2}{|l|}{S} & A & d \\
\hline stbu & 39 & \multicolumn{2}{|l|}{S} & A & d \\
\hline sth & 44 & \multicolumn{2}{|l|}{S} & A & d \\
\hline sthu & 45 & \multicolumn{2}{|l|}{S} & A & d \\
\hline stmw \({ }^{3}\) & 47 & \multicolumn{2}{|l|}{S} & A & d \\
\hline stw & 36 & \multicolumn{2}{|l|}{S} & A & d \\
\hline stwu & 37 & \multicolumn{2}{|l|}{S} & A & d \\
\hline subfic & 08 & D & & A & SIMM \\
\hline twi & 03 & TO & & A & SIMM \\
\hline xori & 26 & S & & A & UIMM \\
\hline xoris & 27 & S & & A & UIMM \\
\hline
\end{tabular}

Table 27 DS-Form

MPCxxx INSTRUCTION SET

Table 28. X-Form
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline OPCD & \multicolumn{2}{|c|}{D} & \multicolumn{3}{|c|}{A} & \multicolumn{2}{|l|}{B} & XO & 0 \\
\hline OPCD & \multicolumn{2}{|c|}{D} & \multicolumn{3}{|c|}{A} & \multicolumn{2}{|l|}{NB} & XO & 0 \\
\hline OPCD & \multicolumn{2}{|c|}{D} & \multicolumn{3}{|r|}{00000} & \multicolumn{2}{|l|}{B} & XO & 0 \\
\hline OPCD & \multicolumn{2}{|c|}{D} & \multicolumn{3}{|r|}{00000} & \multicolumn{2}{|l|}{00000} & XO & 0 \\
\hline OPCD & \multicolumn{2}{|c|}{D} & 0 & & & 000 & & XO & 0 \\
\hline OPCD & \multicolumn{2}{|c|}{S} & \multicolumn{3}{|c|}{A} & \multicolumn{2}{|l|}{B} & XO & Rc \\
\hline OPCD & \multicolumn{2}{|c|}{S} & \multicolumn{3}{|c|}{A} & \multicolumn{2}{|l|}{B} & XO & 1 \\
\hline OPCD & \multicolumn{2}{|c|}{S} & \multicolumn{3}{|c|}{A} & \multicolumn{2}{|l|}{B} & XO & 0 \\
\hline OPCD & \multicolumn{2}{|c|}{S} & \multicolumn{3}{|c|}{A} & \multicolumn{2}{|l|}{NB} & XO & 0 \\
\hline OPCD & \multicolumn{2}{|c|}{S} & \multicolumn{3}{|c|}{A} & \multicolumn{2}{|l|}{00000} & XO & Rc \\
\hline OPCD & \multicolumn{2}{|c|}{S} & \multicolumn{3}{|r|}{00000} & \multicolumn{2}{|l|}{B} & XO & 0 \\
\hline OPCD & \multicolumn{2}{|c|}{S} & \multicolumn{3}{|r|}{00000} & \multicolumn{2}{|l|}{00000} & XO & 0 \\
\hline OPCD & \multicolumn{2}{|c|}{S} & 0 & & & 000 & & XO & 0 \\
\hline OPCD & \multicolumn{2}{|c|}{S} & \multicolumn{3}{|c|}{A} & \multicolumn{2}{|l|}{SH} & XO & Rc \\
\hline OPCD & crfD & 0 L & \multicolumn{3}{|c|}{A} & \multicolumn{2}{|l|}{B} & XO & 0 \\
\hline OPCD & crfD & 00 & \multicolumn{3}{|c|}{A} & \multicolumn{2}{|l|}{B} & XO & 0 \\
\hline OPCD & crfD & 00 & & crfS & 00 & \multicolumn{2}{|l|}{00000} & XO & 0 \\
\hline OPCD & crfD & 00 & \multicolumn{3}{|r|}{00000} & \multicolumn{2}{|l|}{00000} & XO & 0 \\
\hline OPCD & crfD & 00 & \multicolumn{3}{|r|}{00000} & IMM & 0 & XO & Rc \\
\hline OPCD & \multicolumn{2}{|c|}{TO} & \multicolumn{3}{|c|}{A} & \multicolumn{2}{|l|}{B} & XO & 0 \\
\hline OPCD & \multicolumn{2}{|c|}{D} & \multicolumn{3}{|r|}{00000} & \multicolumn{2}{|l|}{B} & XO & Rc \\
\hline OPCD & & & & 000 & & 000 & & XO & Rc \\
\hline OPCD & crb & & & 000 & & 000 & & XO & Rc \\
\hline OPCD & 000 & & & & & B & & XO & 0 \\
\hline OPCD & 000 & & & 000 & & B & & XO & 0 \\
\hline OPCD & 000 & & & 000 & & 000 & & XO & 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{Specific Instructions} \\
\hline and \(x\) & 31 & \multicolumn{3}{|c|}{S} & A & B & 28 & Rc \\
\hline andc \(x\) & 31 & \multicolumn{3}{|c|}{S} & A & B & 60 & Rc \\
\hline cmp & 31 & crfD & 0 & L & A & B & 0 & 0 \\
\hline cmpl & 31 & crfD & 0 & L & A & B & 32 & 0 \\
\hline cntlzw \(x\) & 31 & \multicolumn{3}{|c|}{S} & A & 00000 & 26 & Rc \\
\hline dcbf & 31 & \multicolumn{3}{|l|}{00000} & A & B & 86 & 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
dcbi \({ }^{1}\) \\
dcbst \\
dcbt
\end{tabular}} & 31 & \multicolumn{2}{|l|}{00000} & & A & B & 470 & 0 \\
\hline & 31 & \multicolumn{2}{|l|}{00000} & & A & B & 54 & 0 \\
\hline & 31 & \multicolumn{2}{|l|}{00000} & & A & B & 278 & 0 \\
\hline dcbtst & 31 & \multicolumn{2}{|l|}{00000} & & A & B & 246 & 0 \\
\hline dcbz & 31 & \multicolumn{2}{|l|}{00000} & & A & B & 1014 & 0 \\
\hline eciwx & 31 & \multicolumn{2}{|l|}{D} & & A & B & 310 & 0 \\
\hline ecowx & 31 & \multicolumn{2}{|l|}{S} & & A & B & 438 & 0 \\
\hline eieio & 31 & \multicolumn{2}{|l|}{00000} & & 00000 & 00000 & 854 & 0 \\
\hline eqv \(x\) & 31 & \multicolumn{2}{|l|}{S} & & A & B & 284 & Rc \\
\hline extsb \(x\) & 31 & \multicolumn{2}{|l|}{S} & & A & 00000 & 954 & Rc \\
\hline extsh \(x\) & 31 & \multicolumn{2}{|l|}{S} & & A & 00000 & 922 & Rc \\
\hline icbi & 31 & \multicolumn{2}{|l|}{00000} & & A & B & 982 & 0 \\
\hline Ibzux & 31 & \multicolumn{2}{|l|}{D} & & A & B & 119 & 0 \\
\hline lbzx & 31 & \multicolumn{2}{|l|}{D} & & A & B & 87 & 0 \\
\hline Ihaux & 31 & \multicolumn{2}{|l|}{D} & & A & B & 375 & 0 \\
\hline Ihax & 31 & \multicolumn{2}{|l|}{D} & & A & B & 343 & 0 \\
\hline Ihbrx & 31 & \multicolumn{2}{|l|}{D} & & A & B & 790 & 0 \\
\hline Ihzux & 31 & \multicolumn{2}{|l|}{D} & & A & B & 311 & 0 \\
\hline Ihzx & 31 & \multicolumn{2}{|l|}{D} & & A & B & 279 & 0 \\
\hline Iswi \({ }^{3}\) & 31 & \multicolumn{2}{|l|}{D} & & A & NB & 597 & 0 \\
\hline Iswx \({ }^{3}\) & 31 & \multicolumn{2}{|l|}{D} & & A & B & 533 & 0 \\
\hline Iwarx & 31 & \multicolumn{2}{|l|}{D} & & A & B & 20 & 0 \\
\hline Iwbrx & 31 & \multicolumn{2}{|l|}{D} & & A & B & 534 & 0 \\
\hline Iwzux & 31 & \multicolumn{2}{|l|}{D} & & A & B & 55 & 0 \\
\hline Iwzx & 31 & \multicolumn{2}{|l|}{D} & & A & B & 23 & 0 \\
\hline mcrxr & 31 & crfD & 00 & & 00000 & 00000 & 512 & 0 \\
\hline mfar & 31 & \multicolumn{2}{|l|}{D} & & 00000 & 00000 & 19 & 0 \\
\hline mfmsr \({ }^{1}\) & 31 & \multicolumn{2}{|l|}{D} & & 00000 & 00000 & 83 & 0 \\
\hline mfsr \({ }^{1}\) & 31 & \multicolumn{2}{|l|}{D} & 0 & SR & 00000 & 595 & 0 \\
\hline mfsrin \({ }^{1}\) & 31 & \multicolumn{2}{|l|}{D} & & 00000 & B & 659 & 0 \\
\hline mtmsr \({ }^{1}\) & 31 & \multicolumn{2}{|l|}{S} & & 00000 & 00000 & 146 & 0 \\
\hline \(\mathbf{m t s r}{ }^{1}\) & 31 & \multicolumn{2}{|l|}{S} & 0 & SR & 00000 & 210 & 0 \\
\hline mtsrin \({ }^{1}\) & 31 & \multicolumn{2}{|l|}{S} & & 00000 & B & 242 & 0 \\
\hline nand \(x\) & 31 & \multicolumn{2}{|l|}{S} & & A & B & 476 & Rc \\
\hline nor \(x\) & 31 & \multicolumn{2}{|l|}{S} & & A & B & 124 & Rc \\
\hline
\end{tabular}

MPCxxx INSTRUCTION SET
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline or \(x\) & 31 & S & A & B & 444 & Rc \\
\hline orc \(x\) & 31 & S & A & B & 412 & Rc \\
\hline slw \(x\) & 31 & S & A & B & 24 & Rc \\
\hline sraw \(x\) & 31 & S & A & B & 792 & Rc \\
\hline srawix & 31 & S & A & SH & 824 & Rc \\
\hline srwx & 31 & S & A & B & 536 & Rc \\
\hline stbux & 31 & S & A & B & 247 & 0 \\
\hline stbx & 31 & S & A & B & 215 & 0 \\
\hline sthbrx & 31 & S & A & B & 918 & 0 \\
\hline sthux & 31 & S & A & B & 439 & 0 \\
\hline sthx & 31 & S & A & B & 407 & 0 \\
\hline stswi \({ }^{3}\) & 31 & S & A & NB & 725 & 0 \\
\hline stswx \({ }^{3}\) & 31 & S & A & B & 661 & 0 \\
\hline stwbrx & 31 & S & A & B & 662 & 0 \\
\hline stwex. & 31 & S & A & B & 150 & 1 \\
\hline stwux & 31 & S & A & B & 183 & 0 \\
\hline stwx & 31 & S & A & B & 151 & 0 \\
\hline sync & 31 & 00000 & 00000 & 00000 & 598 & 0 \\
\hline tlbia \({ }^{1,4}\) & 31 & 00000 & 00000 & 00000 & 370 & 0 \\
\hline tlibie \({ }^{1,4}\) & 31 & 00000 & 00000 & B & 306 & 0 \\
\hline tlbsync \({ }^{1,4}\) & 31 & 00000 & 00000 & 00000 & 566 & 0 \\
\hline tw & 31 & то & A & B & 4 & 0 \\
\hline xor \(x\) & 31 & S & A & B & 316 & Rc \\
\hline
\end{tabular}

Table 29. XL-Form
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline OPCD & \multicolumn{1}{|c|}{ BO } & \multicolumn{2}{|c|}{ BI } & 00000 & XO & LK \\
\hline OPCD & crbD & \multicolumn{2}{|c|}{ crbA } & crbB & XO & 0 \\
\hline OPCD & crfD & 00 & crfS & 00 & 00000 & XO \\
\hline OPCD & 00000 & 00000 & 00000 & XO & 0 \\
\hline
\end{tabular}

Specific Instructions

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline bcctr \(x\) & 19 & BO & BI & 00000 & 528 & LK \\
\hline bclr \(x\) & 19 & BO & BI & 00000 & 16 & LK \\
\hline crand & 19 & crbD & crbA & crbB & 257 & 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline crandc & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 129 & 0 \\
\hline creqv & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 289 & 0 \\
\hline crnand & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 225 & 0 \\
\hline crnor & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 33 & 0 \\
\hline cror & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 449 & 0 \\
\hline crorc & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 417 & 0 \\
\hline crxor & 19 & \multicolumn{2}{|c|}{crbD} & \multicolumn{2}{|c|}{crbA} & crbB & 193 & 0 \\
\hline isync & 19 & \multicolumn{2}{|l|}{00000} & \multicolumn{2}{|l|}{00000} & 00000 & 150 & 0 \\
\hline mcrf & 19 & crfD & 00 & crfS & 00 & 00000 & 0 & 0 \\
\hline rfi \({ }^{1}\) & 19 & \multicolumn{2}{|l|}{00000} & \multicolumn{2}{|l|}{00000} & 00000 & 50 & 0 \\
\hline
\end{tabular}

Table 30. XFX-Form
\begin{tabular}{|c|c|c|c|c|c|}
\hline OPCD & D & spr & XO & 0 \\
\hline OPCD & D & 0 & CRM & 0 & XO \\
\hline OPCD & S & spr & 0 \\
\hline OPCD & D & tbr & XO & 0 \\
\hline
\end{tabular}

Specific Instructions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Name & \multicolumn{7}{|l|}{} \\
\hline mfspr \({ }^{2}\) & 31 & D & \multicolumn{3}{|c|}{spr} & 339 & 0 \\
\hline mftb & 31 & D & \multicolumn{3}{|c|}{tbr} & 371 & 0 \\
\hline mtcrf & 31 & S & 0 & CRM & 0 & 144 & 0 \\
\hline \(\mathrm{mtspr}^{2}\) & 31 & D & \multicolumn{3}{|c|}{spr} & 467 & 0 \\
\hline
\end{tabular}

Table 31. XO-Form
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline OPCD & D & A & B & OE & XO & Rc \\
\hline OPCD & D & A & B & 0 & XO & Rc \\
\hline OPCD & D & A & 00000 & \(O E\) & XO & Rc \\
\hline
\end{tabular}

Specific Instructions

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline add \(x\) & 31 & D & A & B & OE & 266 & Rc \\
\hline addc \(x\) & 31 & D & A & B & OE & 10 & Rc \\
\hline adde \(x\) & 31 & D & A & B & OE & 138 & Rc \\
\hline addme \(x\) & 31 & D & A & 00000 & OE & 234 & Rc \\
\hline addze \(x\) & 31 & D & A & 00000 & OE & 202 & Rc \\
\hline \(\operatorname{divw} x\) & 31 & D & A & B & OE & 491 & Rc \\
\hline divwux & 31 & D & A & B & OE & 459 & Rc \\
\hline mulhw \(x\) & 31 & D & A & B & 0 & 75 & Rc \\
\hline mulhwux & 31 & D & A & B & 0 & 11 & Rc \\
\hline mullw \(x\) & 31 & D & A & B & OE & 235 & Rc \\
\hline neg \(x\) & 31 & D & A & 00000 & OE & 104 & Rc \\
\hline subf \(x\) & 31 & D & A & B & OE & 40 & Rc \\
\hline subfe \(x\) & 31 & D & A & B & OE & 8 & Rc \\
\hline subfex & 31 & D & A & B & OE & 136 & Rc \\
\hline subfmex & 31 & D & A & 00000 & OE & 232 & Rc \\
\hline subfzex & 31 & D & A & 00000 & OE & 200 & Rc \\
\hline
\end{tabular}

Table 32. M-Form
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline OPCD & S & A & SH & MB & ME & Rc \\
\hline OPCD & S & A & B & MB & ME & Rc \\
\hline
\end{tabular}

Specific Instructions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Name & \multicolumn{7}{|l|}{} \\
\hline rlwimix & 20 & S & A & SH & MB & ME & Rc \\
\hline rlwinm \(x\) & 21 & S & A & SH & MB & ME & Rc \\
\hline rlwnm \(x\) & 23 & S & A & B & MB & ME & Rc \\
\hline
\end{tabular}
\({ }^{1}\) Supervisor-level instruction
\({ }^{2}\) Supervisor- and user-level instruction
\({ }^{3}\) Load and store string or multiple instruction
\({ }^{4}\) PowerPC Optional instruction

\section*{Freescale Semiconductor, Inc.}

\section*{Instruction Set Legend}

Table 33 provides general information on the MPCxxx instruction set (such as the architectural level, privilege level, and form).

Table 33. MPCxxx Instruction Set Legend
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & SA & VEA & OEA & Supervisor Level & & Optional & Form \\
\hline add \(x\) & \(\checkmark\) & & & & & & XO \\
\hline addc \(x\) & \(\checkmark\) & & & & & & XO \\
\hline adde \(x\) & \(\checkmark\) & & & & & & XO \\
\hline addi & \(\checkmark\) & & & & & & D \\
\hline addic & \(\checkmark\) & & & & & & D \\
\hline addic. & \(\checkmark\) & & & & & & D \\
\hline addis & \(\checkmark\) & & & & & & D \\
\hline addme \(x\) & \(\checkmark\) & & & & & & XO \\
\hline addze \(x\) & \(\checkmark\) & & & & & & XO \\
\hline and \(x\) & \(\checkmark\) & & & & & & X \\
\hline ande \(x\) & \(\checkmark\) & & & & & & X \\
\hline andi. & \(\checkmark\) & & & & & & D \\
\hline andis. & \(\checkmark\) & & & & & & D \\
\hline b \(x\) & \(\checkmark\) & & & & & & 1 \\
\hline bc \(x\) & \(\checkmark\) & & & & & & B \\
\hline bcctr \(x\) & \(\checkmark\) & & & & & & XL \\
\hline bclr \(x\) & \(\checkmark\) & & & & & & XL \\
\hline cmp & \(\checkmark\) & & & & & & X \\
\hline cmpi & \(\checkmark\) & & & & & & D \\
\hline cmpl & \(\checkmark\) & & & & & & X \\
\hline cmpli & \(\checkmark\) & & & & & & D \\
\hline cntlzw \(x\) & \(\checkmark\) & & & & & & X \\
\hline crand & \(\checkmark\) & & & & & & XL \\
\hline crandc & \(\checkmark\) & & & & & & XL \\
\hline creqv & \(\checkmark\) & & & & & & XL \\
\hline crnand & \(\checkmark\) & & & & & & XL \\
\hline crnor & & & & & & & XL \\
\hline
\end{tabular}




Freescale Semiconductor, Inc.




\({ }^{1}\) Supervisor- and user-level instruction
\({ }^{2}\) Load and store string or multiple instruction
\({ }^{3}\) PowerPC Optional instruction```

