

Order this document by MCF5206UMAD/AD

MCF5206

Addendum to MCF5206 User Manual

April 13, 1998

This addendum to the initial release of the MCF5206UM/AD User's Manual provides corrections to the original text, plus additional information not included in the original. This document and other information on this product is maintained on the World Wide Web at http://sps.motorola.com/coldfire

Power Consumption - Addition to Electrical Specifications

The power consumption figures stated are for 5.0 V and 50 pf loads on all pins, room temperature. The code which was used was Dhrystone 2.1. The data is as follows:

Table 1: MCF5206 Power Consumption

16MHZ	25MHz	33MHz	UNITS
388 554		722	mW

Instruction Set Architecture

The Instruction Set Summary shown on pages 1-10 through 1-14 should be replaced with the following:

Notational Conventions

	OPCODE WILDCARDS			
CC	Logical Condition (example: NE for not equal)			
	REGISTER OPERANDS			
An	Any Address Register n (example: A3 is address register 3)			
Ay,Ax	Source and destination address registers, respectively			
Dn	Any Data Register n (example: D5 is data register 5)			
Dy,Dx	Source and destination data registers, respectively			
Rn	Any Address or Data Register			
Ry,Rx	Any source and destination registers, respectively			
Rw	Any second destination register			
Rc	Any Control Register (example VBR is the vector base register)			

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



Notational Conventions (Continued)

	REGISTER/PORT NAMES		
ACC	MAC Accumulator		
DDATA	Debug Data Port		
CCR	Condition Code Register (lower byte of status register)		
MACSR	MAC Status Register		
MASK	Mask Register		
PC	Program Counter		
PST	Processor Status Port		
SR	Status Register		
	MISCELLANEOUS OPERANDS		
# <data></data>	Immediate data following the instruction word(s)		
<ea></ea>	Effective Address		
<ea>y,<ea>x</ea></ea>	Source and Destination Effective Addresses, respectively		
<label></label>	Assembly Program Label		
	List of registers (example: D3–D0)		
<size></size>	Operand data size: Byte (B), Word (W), Longword (L)		
	OPERATIONS		
+	Arithmetic addition or postincrement indicator		
-	Arithmetic subtraction or predecrement indicator		
Х	Arithmetic multiplication		
1	Arithmetic division		
~	Invert; operand is logically complemented		
&	Logical AND		
I	Logical OR		
~	Logical exclusive OR		
<<	Shift left (example: D0 << 3 is shift D0 left 3 bits)		
>>	Shift right (example: D0 >> 3 is shift D0 right 3 bits)		
\rightarrow	Source operand is moved to destination operand		
←→	Two operands are exchanged		
sign-extended	All bits of the upper portion are made equal to the high-order bit of the lower portion		
If <condition> then <operations> else <operations></operations></operations></condition>	Test the condition. If true, the operations after 'then' are performed. If the condition is false and the optional 'else' clause is present, the operations after 'else' are performed. If the condition is false and else is omitted, the instruction performs no operation. Refer to the Bcc instruction description as an example.		
	SUBFIELDS AND QUALIFIERS		
{}	Optional Operation		
()	Identifies an indirect address		
d _n	Displacement Value, n-Bits Wide (example: d ₁₆ is a 16-bit displacement)		
Address	Calculated Effective Address (pointer)		
Bit	Bit Selection (example: Bit 3 of D0)		
LSB	Least Significant Bit (example: MSB of D0)		
LSW	Least Significant Word		
MSB	Most Significant Bit		
MSW	Most Significant Word		
	CONDITION CODE REGISTER BIT NAMES		



Notational Conventions (Continued)

Р	Branch Prediction Bit in CCR		
С	Carry Bit in CCR		
N	Negative Bit in CCR		
V	Overflow Bit in CCR		
Х	Extend Bit in CCR		
Z	Zero Bit in CCR		

Instruction Set Summary

INSTRUCTION	OPERAND SYNTAX	OPERAND SIZE	OPERATION
ADD	Dy, <ea>x <ea>y,Dx</ea></ea>	32 32	Source + Destination → Destination
ADDA	<ea>y,Ax</ea>	32	Source + Destination → Destination
ADDI	# <data>,Dx</data>	32	Immediate Data + Destination → Destination
ADDQ	# <data>,<ea>x</ea></data>	32	Immediate Data + Destination → Destination
ADDX	Dy,Dx	32	Source + Destination + X → Destination
AND	Dy, <ea>x <ea>y,Dx</ea></ea>	32 32	Source & Destination → Destination
ANDI	# <data>,Dx</data>	32	Immediate Data & Destination → Destination
ASL	Dx,Dy # <data>,Dx</data>	32 32	$X/C \leftarrow (Dy \ll Dx) \leftarrow 0$ $X/C \leftarrow (Dy \ll \#\ll 2x) \leftarrow 0$
ASR	Dx,Dy <data>,Dx</data>	32 32	$\begin{array}{c} MSB \to (Dy >> Dx) \to X/C \\ MSB \to (Dy >> \#) \to X/C \end{array}$
Bcc	<label></label>	8,16	If Condition True, Then PC + $d_n \rightarrow PC$
BCHG	Dy, <ea>x #<data>,<ea>x</ea></data></ea>	8,32 8,32	~(<bit number=""> of Destination) → Z, Bit of Destination</bit>
BCLR	Dy, <ea>x #<data>,<ea>x</ea></data></ea>	8,32 8,32	\sim (<bit number=""> of Destination) → Z; 0 → Bit of Destination</bit>
BRA	<label></label>	8,16	$PC + d_n \rightarrow PC$
BSET	Dy, <ea>x #<data>,<ea>x</ea></data></ea>	8,32 8,32	\sim (<bit number=""> of Destination) → Z; 1→ Bit of Destination</bit>
BSR	<label></label>	8,16	$SP - 4 \rightarrow SP$; next sequential $PC \rightarrow (SP)$; $PC + d_n \rightarrow PC$
BTST	Dy, <ea>x #<data>,<ea>x</ea></data></ea>	8,32 8,32	\sim (<bit number=""> of Destination) \rightarrow Z</bit>
CLR	<ea>x</ea>	8,16,32	0 → Destination
CMPI	# <data>,Dx</data>	32	Destination – Immediate Data
CMP	<ea>y,Dx</ea>	32	Destination – Source
CMPA	<ea>y,Ax</ea>	32	Destination - Source
CPUSH	(An)	32	Push and Invalidate Cache Line
DIVS	<ea>y,Dx</ea>	16 32	$Dx / y \rightarrow Dx \{16-bit Remainder; 16-bit Quotient\}$ $Dx / y \rightarrow Dx \{32-bit Quotient\}$ Signed operation
DIVU	<ea>y,Dx</ea>	16	$Dx / y \rightarrow Dx \{16-bit Remainder; 16-bit Quotient\}$ $Dx / y \rightarrow Dx \{32-bit Quotient\}$ Unsigned operation
EOR	Dy, <ea>x</ea>	32	Source ~ Destination → Destination
EORI	# <data>,Dx</data>	32	Immediate Data ~ Destination → Destination
EXT	Dx Dx	8 → 16 16 → 32	Sign-Extended Destination → Destination
EXTB	Dx	8 → 32	Sign-Extended Destination → Destination



Instruction Set Summary (Continued)

INSTRUCTION	OPERAND SYNTAX	OPERAND SIZE	OPERATION
HALT	none	none	Enter Halted State
JMP	<ea></ea>	none	Address of <ea> → PC</ea>
JSR	<ea></ea>	32	SP- 4 \rightarrow SP; next sequential PC \rightarrow (SP); <ea> \rightarrow PC</ea>
LEA	<ea>y,Ax</ea>	32	<ea> → Ax</ea>
LINK	Ax,# <data></data>	16	$SP-4 \rightarrow SP$; $Ax \rightarrow (SP)$; $SP \rightarrow Ax$; $SP + d16 \rightarrow SP$
LSL	Dx,Dy # <data>,Dx</data>	32 32	$X/C \leftarrow (Dy \ll Dx) \leftarrow 0$ $X/C \leftarrow (Dx \ll \#\ll Cata>) \leftarrow 0$
LSR	Dx,Dy # <data>,Dx</data>	32 32	$0 \rightarrow (Dy \gg Dx) \rightarrow X/C$ 0 \rightarrow (Dx \rightarrow # <data>) \rightarrow X/C</data>
MAC	Ry,Rx <shift> Ry,Rx<shift>,<ea>y,Rw</ea></shift></shift>	$16 \times 16 + 32 \rightarrow 32$ $32 \rightarrow 32$	$\begin{array}{c} ACC + (Ry \times Rx)\{<<1 \mid>>1\} \rightarrow ACC \\ ACC + (Ry \times Rx)\{<<1 \mid>>1\} \rightarrow ACC; (y{&MASK}) \rightarrow Rw \end{array}$
MACL	Ry,Rx <shift> Ry,Rx,<shift>,<ea>y,Rw</ea></shift></shift>	$32 \times 32 + 32 \rightarrow 32$ $32 \rightarrow 32$	$\begin{array}{c} ACC + (Ry \times Rx)\{<<1 \mid >>1\} \rightarrow ACC \\ ACC + (Ry \times Rx)\{<<1 \mid >>1\} \rightarrow ACC; (y{&MASK}) \rightarrow Rw \end{array}$
MOVE	<ea>y,<ea>x</ea></ea>	8,16,32	<ea>y → <ea>x</ea></ea>
MOVE from ACC	ACC,Rx	32	$ACC \rightarrow Rx$
MOVE from CCR	Dx	16	CCR → Dx
MOVE from MACSR	MACSR,Rx MACSR,CCR	32 8	MACSR → Rx MACSR → CCR
MOVE from MASK	MASK,Rx	32	MASK → Rx
MOVE from SR	Dx	16	SR → Dx
MOVE to ACC	Ry,ACC <# <data>,ACC</data>	32 32	Ry → ACC # <data> → ACC</data>
MOVE to CCR	Dy,CCR # <data>,CCR</data>	8	Dy → CCR # <data> → CCR</data>
MOVE to MACSR	Ry,MACSR # <data>,MACSR</data>	32	Ry → MACSR # <data> → MACSR</data>
MOVE to MASK	Ry,MASK # <data>,MASK</data>	32 32	$Ry \rightarrow MASK$ # <data> \rightarrow MASK</data>
MOVE to SR	Dy,SR # <data>,SR</data>	16	Source → SR
MOVEA	<ea>y,Ax</ea>	16,32 → 32	Source → Destination
MOVEC	Ry,Rc	32	Ry → Rc
MOVEM	list, <ea>x <ea>y,list</ea></ea>	32 32	Listed Registers → Destination Source → Listed Registers
MOVEQ	# <data>,Dx</data>	8 → 32	Sign-extended Immediate Data→ Destination
MSAC	Ry,Rx <shift> Ry,Rx<shift>,<ea>y,Rw</ea></shift></shift>	$32 - 16 \times 16 \rightarrow 32$ $32 \rightarrow 32$	ACC - (Ry × Rx){<< 1 >> 1} \rightarrow ACC ACC - (Ry × Rx){<< 1 >> 1} \rightarrow ACC, (<ea>>y{&MASK}) \rightarrow Rw</ea>
MSACL	Ry,Rx <shift> Ry,Rx<shift>,<ea>y,Rw</ea></shift></shift>	$32 - 32 \times 32 \rightarrow 32$ $32 \rightarrow 32$	$\begin{array}{c} ACC - (Rw \times Rx)\{<<1 \mid >>1\} \rightarrow ACC \\ ACC - (Rw \times Rx)\{<<1 \mid >>1\} \rightarrow ACC; (y{&MASK}) \rightarrow Rw \end{array}$
MULS	<ea>y,Dx</ea>	$16 \times 16 \rightarrow 32$ 32 x 32 → 32	Source × Destination → Destination Signed operation
MULU	<ea>y,Dx</ea>	$16 \times 16 \rightarrow 32$ 32 x 32 → 32	Source × Destination → Destination Unsigned operation
NEG	<ea>x</ea>	32	0 – Destination → Destination
NEGX	<ea>x</ea>	32	0 – Destination– X → Destination
NOP	none	none	PC + 2 → PC; Synchronize Pipelines
NOT	<ea></ea>	32	~ Destination → Destination
OR	Dy, <ea>x <ea>y,Dx</ea></ea>	32	Source I Destination → Destination
	<cu>zy,Dx</cu>		
ORI	# <data>,Dx</data>	32	Immediate Data I Destination → Destination



Instruction Set Summary (Continued)

INSTRUCTION	OPERAND SYNTAX	OPERAND SIZE	OPERATION
PULSE	none	none	Set PST= \$4
REMS	<ea>y,Dx:Dw</ea>	32	Dx/ <ea>y → Dw {32-bit Remainder} Signed operation</ea>
REMU	<ea>y,Dx:Dw</ea>	32	Dx/ <ea>y → Dw {32-bit Remainder} Unsigned operation</ea>
RTE	none	none	$(SP+2) \rightarrow SR; SP+4 \rightarrow SP; (SP) \rightarrow PC; SP + FormatField \rightarrow SP$
RTS	none	none	$(SP) \rightarrow PC; SP + 4 \rightarrow SP$
Scc	Dx	8	If Condition True, Then 1's → Destination; Else 0's → Destination
STOP	# <data></data>	16	Immediate Data → SR; Enter Stopped State
SUB	Dy, <ea>x <ea>y,Dx</ea></ea>	32 32	Destination - Source→ Destination
SUBA	<ea>y,Ax</ea>	32	Destination - Source→ Destination
SUBI	# <data>,Dx</data>	32	Destination – Immediate Data → Destination
SUBQ	# <data>,<ea>x</ea></data>	32	Destination - Immediate data → Destination
SUBX	Dy,Dx	32	Destination – Source – X → Destination
SWAP	Dn	16	MSW of Dn ←→ LSW of Dn
TRAP	none	none	$\begin{array}{c} SP-4 \rightarrow SP; PC \rightarrow (SP); \\ SP-2 \rightarrow SP; SR \rightarrow (SP); \\ SP-2 \rightarrow SP; Format \rightarrow (SP); \\ Vector Address \rightarrow PC \end{array}$
TRAPF	none # <data></data>	none 16 32	$PC + 2 \rightarrow PC$ $PC + 4 \rightarrow PC$ $PC + 6 \rightarrow PC$
TST	<ea>y</ea>	8,16,32	Set Condition Codes
UNLK	Ax	32	$Ax \rightarrow SP$; $(SP) \rightarrow Ax$; $SP + 4 \rightarrow SP$
WDDATA	<ea>y</ea>	8,16,32	<ea>y →DDATA port</ea>
WDEBUG	<ea>y</ea>	2 x 32	<ea>y → Debug Module</ea>



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and

Motorola Action Employer.**

Literature Distribution Centers:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

SEMICONDUCTOR PRODUCT INFORMATION