

MC68HC11F1RG/AD REV 2

MC68HC11F1


PROGRAMMING REFERENCE GUIDE







#### **Block Diagram**





# PROGRAMMING MODEL CRYSTAL DEPENDENT TIMING INTERRUPTS

MEMORY MAP OPCODE MAPS

INSTRUCTIONS
ADDRESSING MODES
EXECUTION TIMES
SPECIAL OPERATIONS

REGISTER AND CONTROL BIT ASSIGNMENTS

MECHANICAL DATA HEX/DEC CONVERSION ASCII CHART



PROGRAMMING MODEL CRYSTAL DEPENDENT TIMING INTERRUPTS

MEMORY MAP OPCODE MAPS

INSTRUCTIONS
ADDRESSING MODES
EXECUTION TIMES
SPECIAL OPERATIONS


REGISTER AND CONTROL BIT ASSIGNMENTS

MECHANICAL DATA HEX/DEC CONVERSION ASCII CHART



#### MC68HC11F1 Programming Model

7	ACCUMULATOR A	0 7	ACCUMULATOR B	0	A:B
15	DOUBLE A	ACC	UMULATOR D	0	D
15	INDEX	( RE	GISTER X	0	ΙX
15	INDE	K RE	GISTER Y	0	ΙY
15	STA	CK P	OINTER	0	SP
15	PROG	RAM	COUNTER	0	PC





#### **Crystal Dependent Timer Summary**

		Commor	XTAL Fr	equencies
	Selected Crystal	8.0 MHz	12.0 MHz	16.0 MHz
CPU Clock	(E)	2.0 MHz	3.0 MHz	4.0 MHz
Cycle Time	(1/E)	500 ns	333 ns	250 ns
	Pulse A	ccumulato	r (in Gate	d Mode)
(E/2 <sup>6</sup> )	1 count —	32.0 μs	21.330 μs	16.0 μs
(E/2 <sup>14</sup> )	overflow —	8.192 ms	5.461 ms	4.096 ms
	PR[1:0]	Main '	Timer Cour	t Rates
	0.0			
(E/1)	1 count —	500 ns	333 ns	250 ns
(E/2 <sup>16</sup> )	overflow —	32.768 ms	21.845 ms	16.384 ms
<b>(F</b> (1)	01			
(E/4)	1 count —	2.0 μs	1.333 μs	1.0 μs
(E/2 <sup>18</sup> )	overflow —	131.07 ms	87.381 ms	65.536 ms
(E/8)	10	40	0.007	0.0
(E/2 <sup>19</sup> )	1 count — overflow —	4.0 μs 262.14 ms	2.667 μs 174.76 ms	2.0 μs 131.07 ms
(E/2.0)	1 1	202.14 1113	174.70 1115	131.07 1118
(E/16)	1 count —	8.0 μs	5.333 μs	4.0 μs
(E/2 <sup>20</sup> )	overflow —	524.29 ms	, ,	262.14 ms
(=- )	RTR[1:0]		(RTI) Interi	
(E/2 <sup>13</sup> )	00	4.096 ms	2.731 ms	2.048 ms
(E/2 <sup>14</sup> )	0 1	8.192 ms	5.461 ms	4.096 ms
(E/2 <sup>15</sup> )	10	16.384 ms	l	8.192 ms
(E/2 <sup>16</sup> )	11	32.768 ms	i e	16.384 ms
,,	CR[1:0]		chdog Time	
(E/2 <sup>15</sup> )	00	16.384 ms	10.923 ms	8.192 ms
(E/2 <sup>17</sup> )	0 1		43.691 ms	32.768 ms
(E/2 <sup>19</sup> )	10	262.14 ms		131.07 ms
(E/2 <sup>21</sup> )	11	1.049 s	699.05 ms	5024.28 ms
	Timeout Tolerance			
(E/2 <sup>15</sup> )	(- 0 ms/+)	16.4 ms	10.9 ms	8.192 ms




#### **Interrupt Vector Assignments**

Vector Address	Interrupt Source	CCR Mask Bit	Local Mask
FFC0, C1 – FFD4, D5	Reserved		
FFD6, D7	SCI Serial System*	1	
	<ul> <li>SCI Receive Data Register Full</li> </ul>		RIE
	SCI Receiver Overrun		RIE
	SCI Transmit Data     Register Empty		TIE
	SCI Transmit     Complete		TCIE
	SCI Idle Line Detect		ILIE
FFD8, D9	SPI Serial Transfer Complete	I	SPIE
FFDA, DB	Pulse Accumulator Input Edge	i	PAII
FFDC, DD	Pulse Accumulator Overflow	I	PAOVI
FFDE, DF	Timer Overflow	I	TOI
FFE0, E1	Timer Input Capture 4/ Output Compare 5	1	I4/O5I
FFE2, E3	Timer Output Compare 4	1	OC4I
FFE4, E5	Timer Output Compare 3	1	OC3I
FFE6, E7	Timer Output Compare 2	1	OC2I
FFE8, E9	Timer Output Compare 1	I	OC1I
FFEA, EB	Timer Input Capture 3	ı	IC3I
FFEC, ED	Timer Input Capture 2	l	IC2I
FFEE, EF	Timer Input Capture 1	l	IC1I
FFF0, F1	Real-Time Interrupt	I	RTII
FFF2, F3	IRQ (External Pin)	1	None
FFF4, F5	XIRQ Pin	X	None
FFF6, F7	Software Interrupt	None	None
FFF8, F9	Illegal Opcode Trap	None	None
FFFA, FB	COP Failure	None	NOCOP
FFFC, FD	Clock Monitor Fail	None	CME
FFFE, FF	RESET	None	None

<sup>\*</sup>Interrupts generated by SCI; read SCSR to determine source



#### MC68HC11F1 Memory Map





NATION   Color   Col				1	0	-	7	က	4	2	9	7	8	6	⋖	В	ပ		ш	ш		
Note		EXT	111	ш																	ш	
Note		X,O	10	E								STA						STD		STX	ш	
NASE   CONDO   CONDO	ACCB	Н		0				ADDD									TDD		rDX		٥	
NATION   Color   Col		$\vdash$																3E 4		OP	0	
NATION   N				3	SUB	CMP	SBC	_	AND	BIT	LDA		EOR	ADC	ORA	₽ Q		PAC		ST		
NATION   C   C   C   C   C   C   C   C   C		_	1011	8																	В	
NH   NH   NH   NH   NH   NH   NH   NH	CA	X'QNI	1010	4				) 08/				STA					χ	JSR	SO	STS	4	
SH   SH   SH   SH   SH   SH   SH   SH	AC	OB	1001	တ				S													6	
SB   SEC   BET   SB		MM	<del>1</del> 00	80														BSR		XGDX	8	
SB   SEC   BET   SB	3E 1	EXT	0111	7															۵		7	
INH	AP PA	X'QNI	0110	9	1			-			~						*				9	
SB	ODE M.	800	┼	2	1			Š	ISR		RO	ASB	ASI	8	DEC		SN-	TSI		SLF	2	
SB   SE   SE   SE   SE   SE   SE   SE	OPC	-	╀	╀	-			00000000			0000000000						000000000				4	
INH   INH   REL		$\vdash$	╁	╁		S	A	8	S	S	¥.	<u> </u>	   ×	\ \( \oldsymbol{\chi}{\chi} \)	2   2		¥			 	8	
NA   NA   NA   NA   NA   NA   NA   NA		Z	╄	+	) TS	2	ā	╀	╁	╀	╁	╁	╀	+	+	+	+	+	╁	╁	+	
NH   NH   NH   NH   NH   NH   NH   NH	œ _	REI	000	1	BBA	RRN	쿭			BCS	A H	F C		$\perp$	$\perp$	$\perp$	i ii	H H	S L	2 2	2	1
MSB	۵	HNI	1000	-	SBA	CBA	BRSET	BRCIB	RSFT	BCIR	TAR	TRA	DAGE 2	DAA	מעטב א	ABA	RSET	BCI B	BRSET	BRC! B	-	
88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		HNI	988		TEST*	NOP.	30	NIC I	ISBD	ASID	TAP	TPA	Z X	Y JC	Y 2	OEV	210	SEC	212	SEI OF	50	
Tor More Information On This Product,		L	a c	3	6	1	- 0	4 6	, -	· L	, 4	0 1	.   0	0 0	n <	۲ ۵	٥	> 0	ا د	u u	-	_
,			ĬŽ				lor	2 5	e s	rm	ati	on.	Or	3 5	his	P#	- E	iet.	2 5	2 7		



				0	[-	2	က	4	2	9	7	80	o	4	В	ပ	۵	ш	ц		_
	EXT	111	ட																	ட	
800	ND.Y	1110	ш	SUB	CMP	SBC	ADDD	AND	ВП	FDA	STA	EOR	ADC	ORA	ADD	69	STD	>	STY	ш	
ACCA	BIO	1101	٥															ΓD		۵	
	NA.	1100	ပ																	ပ	
	EXT	1011	89																	8	
ACCA	Y.QNI	1010	4	SUB	CMP	SBC	SUBD	AND	BIT	LDA	STA	EOR	ADC	ORA	ADD	>	JSR	SOT	STS	A	
AC	DIR	<u>1</u> 8	6													СРУ				6	
	WW	8	8																XGDY	8	
18XX)		0111	7																	7	
P PAGE 2 (18XX)	Y, QNI	0110	9	NEG			COM	LSR		ROR	ASR	ASL	RDL	DEC		INC	TST	JMP	CLR	9	
MAP PA		0101	5																	5	
<b>OPCODE MA</b>		0100	4																	4	
O O	H	1100	3	TSY					TYS			PULY		АВУ		PSHY				3	
		0010	2																	2	
		1000	-													BSET	BCLR	BRSET	BRCLR	-	→ No.
	INH	0000	0									λ	DEY							0	
		MSB	/	0	-	2	က	4	2	9	_	8	6	4	В	S	٥	ш	ш		
		Ž	LSB 🖊	0000 <b>F</b>	or 0001	<b>Mo</b> l	## Pere	8 o Inf	orn orn	01 10 12	ioi 11	1000	1 1 e	0101 his	<b>1</b> 1011	00 130	<b>nc</b> 100	<b>t,</b>	1111		



				0	-	-	~	3	4	٧	, (	٥	7	æ	6	A	:   a	1	اد		Ш	ட	
		=																					ш
		티	щ																				
CB	X'QNI	1110	ш																		Š	STY	ш
ACCB		1101	۵																				٥
		1100	ပ																				ပ
	EXT	1011	80																				8
ACCA	X'QNI	1010	¥					CPO CPO											СРУ				٨
AC	DIR	1001	6					ਹ															6
	MM	1000	8																				8
- - - - -		0111	7																				7
PAGE 3 (1AXX)		0110	9																				9
_		0101	က																				5
OPCODE MAP		0100	4																				4
ဝမှ		1100	6	•																			~
		00100	1																				-
		100	-	-																			-
		000	6																				-
	L	8	•	7	0	-	٦	1 6	,	4	ഹ	9	^	. 0	0 0	מ	4	œ	ပ	0	u	اد	-
		MSB		Ann	0000	000	010	3 5	3 8	3	0101	0110	3.1	5 5	3	1001	- 1	<u>5</u>	- - - - -	1	5	2 :	



				0	-	~	65	4	က	9	7	80	6	×	æ	ပ	0	ш	ш	1
			Г																	
		E	ш																	ட
İ	$\vdash$	_	_																	
	Y'QNI	110	ш															×	$ _{\mathbf{x}}$	
a	=	=	1															ĕ	STX	ш
ACCB	-	┢	<del> </del>																-0000	
V		1101	۵																	٥
		-																		
		28	ပ																	ပ
_	_																			
		=	_																	
		101	8																	æ
	<u> </u>	┝	-																	
	V,ONI	1010	V				S B									CPX				A
CA	=	=					ပ									ਹ				
ACCA	Г															***				$\Box$
		<u>≅</u>	6												<b>***</b>					6
		8													<b>***</b>					
		1000	ဆ												<b>***</b>		<b>***</b>			8
$\vdash$		$\vdash$															<b>##</b>			
P PAGE 4 (CDXX)		0111	7																	7
$\ddot{\Omega}$		0															<b>***</b>			
$\stackrel{\smile}{=}$		)													<b>***</b>		<b>***</b>			
E		0110	9																	9
5												***								
<u>D</u>		0101															<b>***</b>			
AP		5	5									<b>***</b>								5
<b>OPCODE MA</b>	$\vdash$											<b>***</b>			***		<b>***</b>			$\vdash$
		0100	4	<b>***</b>													***			4
ਨ੍ਹ		0		<b>***</b>			***													
2		1										***								
0		0011	3									<b>***</b>								က
	Ш											<b>***</b>								
		0100	7																	
		8	`																	2
	$\vdash$																			$\dashv$
		8	-																	_
		0																		
																				$\dashv$
		8	0																	0
			_,																	
		WSB	<b>\</b> /	٥	_	2	3	4	2	9	7	8	6	۷	<u>m</u>	ပ		ш	щ	
		ž		8	_	0	_	8	ڃا	0	_	ام	_	0	_	ام	_		_	
		/	SBV	80 80 8	ğ	<b>Mo</b>	8	0100	0101	0110	5 0111	5 8	<u></u>	1010	5		들	119	Ξ	
	İ				or	Ma	re	Inf	orr	nai	ioi w.f	n O	n T	'hi\$	P.CC	rod	uc	t,	لـــ	
	8						G	, L(	J. ¥	4 44	vv . 1	· et	. JU	ait		/111				



Simple	Branches	
Mnemonic	Opcode	Cycles
BRA	20	3
BRN	21	3
BSR	8D	7

	Simple	Conditiona	I Branches	
	Tru		Fal	S <del>O</del>
Test	Instruction	Opcode	Instruction	Opcode
N = 1	ВМІ	2B	BPL	2A
Z = 1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

	Signed	Conditiona	I Branches							
True Faise										
Test	Instruction	Opcode	Instruction	Opcode						
r > m	BGT	2E	BLE	2F						
r≥m	BGE	2C	BLT	2D						
r = m	BEQ	27	BNE	26						
r≤m	BLE	2F	BGT	2E						
r < m	BLT	2D	BGE	2C						

	Unsigned Conditional Branches												
	True False												
Test	Instruction	Opcode	Instruction	Opcode									
r > m	BHI	22	BLS	23									
r≥m	BHS/BCC	24	BLO/BCS	25									
r = m	BEQ	27	BNE	26									
r≤m	BLS	23	ВНІ	22									
r < m	BLO/BCS	25	BHS/BCC	24									

## Bit Manipulation Branches

BRCLR — Branch if all selected bits are clear (opcode) (operand addr) (mask) (rel offset)

M • mm = 0? M = operand in memory; mm = mask

BRSET — Branch if all selected bits are set (opcode) (operand addr) (rel offset)

 $(\overline{M}) \cdot mm = 0$ ? M = operand in memory; <math>mm = mask



Opcode	0	oeran	ds	Inst	ruction	ADDR Mode	Cycle
00				TEST		INH	_
01 02	l			NOP IDIV		INH	2 41
03				FDIV		INH	41
04				LSRD		INH	3
05	Ì			ASLD/L	SLD	INH	3
06 07				TAP		INH INH	3 2 2
08				INX		INH	
09				DEX		INH	3
OA	İ			CLV		INH	3 3 2 2
0B	<del> </del>			SEV		INH	
OC OD				CLC SEC		INH	2 2 2
0E				CLI		INH	2
0F				SEI		INH	2
10				SBA		INH	2 2
11 12	dd		~~	CBA	(001)	INH	6
		mm	rr	BRSET	(opr) (msk) (rel)	DIR	6
13	dd	mm	rr	BRCLR	(opr) (msk) (rel)	DIR	6
14	dd	mm		BSET	(opr)	DIR	6
15	dd	mm		BCLR	(msk) (opr) (msk)	DIR	6
16				TAB	, ,	INH	2 2
17				TBA		INH	2
18 19 1A				(Page 2 DAA (Page 3	•	INH	2
1B				ABA	OW KON,	INH	2
1C	ff	mm		BSET	(opr) (msk)	IND,X	7
1D	ff	mm		BCLR	(opr) (msk)	IND,X	7
1E	ff	mm	rr	BRSET	(msk) (msk) (rel)	IND,X	7
1F	ff	mm	rr	BRCLR	(opr) (msk) (rel)	IND,X	7



Opcode	Operands	Instruction	ADDR Mode	Cycle
20	rr	BRA (rel) BRN (rel) BHI (rel) BLS (rel)	REL	3
21	rr		REL	3
22	rr		REL	3
23	rr		REL	3
24 25 26 27	rr rr rr	BCC/BHS (rel) BCS/BLO (rel) BNE (rel) BEQ (rel)	REL REL REL REL	3 3 3 3
28 29 2A 2B	rr rr rr	BVC (rel) BVS (rel) BPL (rel) BMI (rel)	REL REL REL REL	3 3 3
2C 2D 2E 2F	rr rr rr	BGE (rel) BLT (rel) BGT (rel) BLE (rel)	REL REL REL	3 3 3
30		TSX	INH	3
31		INS	INH	3
32		PULA	INH	4
33		PULB	INH	4
34 35 36 37		DES TXS PSHA PSHB	INH INH INH INH	3 3 3
38		PULX	INH	5
39		RTS	INH	5
3A		ABX	INH	3
3B		RTI	INH	12
3C		PSHX	INH	4
3D		MUL	INH	10
3E		WAI	INH	14
3F		SWI	INH	14
40		NEGA	INH	2
43		COMA	INH	2
44		LSRA	INH	2
46		RORA	INH	2
47		ASRA	INH	2
48		ASLA/LSLA	INH	2
49		ROLA	INH	2
4A		DECA	INH	2
4C		INCA	INH	2
4D		TSTA	INH	2
4F		CLRA	INH	2
50		NEGB	INH	2



Opcode	Operands	Instruction	ADDR Mode	Cycle
53 54 56 57		COMB LSRB RORB ASRB/ASLB	INH INH INH INH	2 2 2 2
58 59 5A 5C		LSLB ROLB DECB INCB	INH INH INH INH	2 2 2 2
5D 5F 60 63	ff ff	TSTB CLRB NEG (opr) COM (opr)	INH INH IND,X IND,X	2 2 6 6
64 66 67 68	ff ff ff	LSR (opr) ROR (opr) ASR (opr) ASL/LSL (opr)	IND,X IND,X IND,X IND,X	6 6 6
69 6A 6C 6D	ff ff ff	ROL (opr) DEC (opr) INC (opr) TST (opr)	IND,X IND,X IND,X IND,X	6 6 6
6E 6F 70 73	ff ff hh II hh II	JMP (opr) CLR (opr) NEG (opr) COM (opr)	IND,X IND,X EXT EXT	3 6 6
74 76 77 78	hh II hh II hh II hh II	LSR (opr) ROR (opr) ASR (opr) ASL/LSL (opr)	EXT EXT EXT EXT	6 6 6
79 7A 7C 7D	hh II hh II hh II hh II	ROL (opr) DEC (opr) INC (opr) TST (opr)	EXT EXT EXT EXT	6 6 6
7E 7F 80 81	hh II hh II ii ii	JMP (opr) CLR (opr) SUBA (opr) CMPA (opr)	EXT EXT IMM IMM	3 6 2 2
82 83 84 85	ii jj kk ii ii	SBCA (opr) SUBD (opr) ANDA (opr) BITA (opr)	IMM IMM IMM	2 4 2 2
86 88 89 8A	ii ii ii	LDAA (opr) EORA (opr) ADCA (opr) ORAA (opr)	IMM IMM IMM	2 2 2 2



Opcode	Operands	Instruction	ADDR Mode	Cycle
8B	ii	ADDA (opr) CPX (opr) BSR (rel) LDS (opr)	IMM	2
8C	jj kk		IMM	4
8D	rr		REL	6
8E	jj kk		IMM	3
8F 90 91 92	dd dd dd	XGDX SUBA (opr) CMPA (opr) SBCA (opr)	INH DIR DIR DIR	3 3 3
93	dd	SUBD (opr)	DIR	5
94	dd	ANDA (opr)	DIR	3
95	dd	BITA (opr)	DIR	3
96	dd	LDAA (opr)	DIR	3
97	dd	STAA (opr)	DIR	3
98	dd	EORA (opr)	DIR	3
99	dd	ADCA (opr)	DIR	3
9A	dd	ORAA (opr)	DIR	3
9B	dd	ADDA (opr) CPX (opr) JSR (opr) LDS (opr)	DIR	3
9C	dd		DIR	5
9D	dd		DIR	5
9E	dd		DIR	4
9F	dd	STS (opr)	DIR	4
A0	ff	SUBA (opr)	IND,X	4
A1	ff	CMPA (opr)	IND,X	4
A2	ff	SBCA (opr)	IND,X	4
A3 A4 A5 A6	ff ff ff	SUBD (opr) ANDA (opr) BITA (opr) LDAA (opr)	IND,X IND,X IND,X IND,X	6 4 4 4
A7 A8 A9 AA	ff ff ff	STAA (opr) EORA (opr) ADCA (opr) ORAA (opr)	IND,X IND,X IND,X IND,X	4 4 4 4
AB AC AD AE	ff ff ff	ADDA (opr) CPX (opr) JSR (opr) LDS (opr)	IND,X IND,X IND,X IND,X	4 6 6 5
AF	ff	STS (opr)	IND,X	5
B0	hh II	SUBA (opr)	EXT	4
B1	hh II	CMPA (opr)	EXT	4
B2	hh II	SBCA (opr)	EXT	4
B3	hh II	SUBD (opr)	EXT	6
B4	hh II	ANDA (opr)	EXT	4
B5	hh II	BITA (opr)	EXT	4
B6	hh II	LDAA (opr)	EXT	4



<u> </u>	T		T. ===	
Opcode	Operands	Instruction	ADDR Mode	Cycle
B7 B8 B9 BA	hh II hh II hh II hh II	STAA (opr) EORA (opr) ADCA (opr) ORAA (opr)	EXT EXT EXT EXT	4 4 4
BB BC BD BE	hh II hh II hh II hh II	ADDA (opr) CPX (opr) JSR (opr) LDS (opr)	EXT EXT EXT EXT	4 6 6 5
BF C0 C1 C2	hh II ii ii ii	STS (opr) SUBB (opr) CMPB (opr) SBCB (opr)	EXT IMM IMM IMM	5 2 2 2
C3 C4 C5 C6	jj kk ii ii ii	ADDD (opr) ANDB (opr) BITB (opr) LDAB (opr)	IMM IMM IMM	4 2 2 2
C8 C9 CA CB	ii ii ii ii	EORB (opr) ADCB (opr) ORAB (opr) ADDB (opr)	IMM IMM IMM	2 2 2 2
CC CD CE CF	jj kk jj kk	LDD (opr) (Page 4 Switch) LDX (opr) STOP	IMM IMM INH	3 3 2
D0 D1 D2 D3	dd dd dd dd	SUBB (opr) CMPB (opr) SBCB (opr) ADDD (opr)	DIR DIR DIR DIR	3 3 3 5
D4 D5 D6 D7	dd dd dd dd	ANDB (opr) BITB (opr) LDAB (opr) STAB (opr)	DIR DIR DIR DIR	3 3 3 3
D8 D9 DA DB	dd dd dd dd	EORB (opr) ADCB (opr) ORAB (opr) ADDB (opr)	DIR DIR DIR DIR	3 3 3
DC DD DE DF	dd dd dd dd	LDD (opr) STD (opr) LDX (opr) STX (opr)	DIR DIR DIR DIR	4 4 4
E0 E1 E2 E3	ff ff ff	SUBB (opr) CMPB (opr) SBCB (opr) ADDD (opr)	IND,X IND,X IND,X IND,X	4 4 4 6



Opcode	Operands	Instru	ıction	ADDR Mode	Cycle
E4 E5 E6 E7	ff ff ff	ANDB BITB LDAB STAB	(opr) (opr) (opr) (opr)	IND,X IND,X IND,X IND,X	4 4 4
E8 E9 EA EB	ff ff ff	EORB ADCB ORAB ADDB	(opr) (opr) (opr) (opr)	IND,X IND,X IND,X IND,X	4 4 4 4
EC ED EE EF	ff ff ff	LDD STD LDX STX	(opr) (opr) (opr) (opr)	IND,X IND,X IND,X IND,X	5 5 5 5
F0 F1 F2 F3	hh II hh II hh II hh II	SUBB CMPB SBCB ADDD	(opr) (opr) (opr) (opr)	EXT EXT EXT EXT	4 4 4 6
F4 F5 F6 F7	hh II hh II hh II hh II	ANDB BITB LDAB STAB	(opr) (opr) (opr) (opr)	EXT EXT EXT EXT	4 4 4
F8 F9 FA FB	hh II hh II hh II hh II	EORB ADCB ORAB ADDB	(opr) (opr) (opr) (opr)	EXT EXT EXT EXT	4 4 4
FC FD FE FF	hh II hh II hh II hh II	LDD STD LDX STX	(opr) (opr) (opr) (opr)	EXT EXT EXT EXT	5 5 5 5
18 08 18 09 18 1C	ff mm	INY DEY BSET	(opr) (msk)	INH INH IND,Y	4 4 8
18 1D	ff mm	BCLR	(opr) (msk)	IND,Y	8
18 1E	ff mm rr	BRCLR	(opr) (msk) (rel) (opr) (msk) (rel)	IND,Y	8
18 30 18 35 18 38 18 3A		TSY TYS PULY ABY		INH INH INH INH	4 4 6 4



Opcode	Operands	Instru	ıction	ADDR Mode	Cycle
18 3C 18 60 18 63 18 64	ff ff	PSHY NEG COM LSR	(opr) (opr) (opr)	INH IND,Y IND,Y IND,Y	5 7 7 7
18 66 18 67 18 68 18 69	ff ff ff	ROR ASR ASL/LSL ROL	(opr) (opr) (opr) (opr)	IND,Y IND,Y IND,Y IND,Y	7 7 7 7
18 6A 18 6C 18 6D 18 6E	ff ff ff	DEC INC TST JMP	(opr) (opr) (opr) (opr)	IND,Y IND,Y IND,Y IND,Y	7 7 7 4
18 6F 18 8C 18 8F 18 9C	ff jj kk dd	CLR CPY XGDY CPY	(opr) (opr)	IND,Y IMM INH DIR	7 5 4 6
18 A0 18 A1 18 A2 18 A3	ff ff ff ff	SUBA CMPA SBCA SUBD	(opr) (opr) (opr) (opr)	IND,Y IND,Y IND,Y IND,Y	5 5 5 7
18 A4 18 A5 18 A6 18 A7	ff   ff   ff   ff	ANDA BITA LDAA STAA	(opr) (opr) (opr) (opr)	IND,Y IND,Y IND,Y IND,Y	5 5 5 5
18 A8 18 A9 18 AA 18 AB	ff ff ff	EORA ADCA ORAA ADDA	(opr) (opr) (opr) (opr)	IND,Y IND,Y IND,Y IND,Y	5 5 5 5
18 AC 18 AD 18 AE 18 AF	ff ff ff ff	CPY JSR LDS STS	(opr) (opr) (opr) (opr)	IND,Y IND,Y IND,Y IND,Y	7 7 6 6
18 BC 18 CE 18 DE 18 DF	hh II jj kk dd dd	CPY LDY LDY STY	(opr) (opr) (opr) (opr)	EXT IMM DIR DIR	7 4 5 5
18 E0 18 E1 18 E2 18 E3	ff ff ff	SUBB CMPB SBCB ADDD	(opr) (opr) (opr) (opr)	IND,Y IND,Y IND,Y IND,Y	5 5 5 5
18 E4 18 E5 18 E6 18 E7	ff ff ff	ANDB BITB LDAB STAB	(opr) (opr) (opr) (opr)	IND,Y IND,Y IND,Y IND,Y	5 5 5 5



#### Opcode vs Instruction Cross Reference

Opcode	Operands	Instruct	tion	ADDR Mode	Cycle
18 E8 18 E9 18 EA 18 EB	ff ff ff	ADCB (i	opr) opr) opr) opr)	IND,Y IND,Y IND,Y IND,Y	5 5 5 5
18 EC 18 ED 18 EE 18 EF	ff ff ff	STD (i	opr) opr) opr) opr)	IND,Y IND,Y IND,Y IND,Y	6 6 6
18 FE 18 FF 1A 83 1A 93	hh II hh II jj kk dd	STY (	opr) opr) opr) opr)	EXT EXT IMM DIR	6 6 5 6
1A A3 1A AC 1A B3	ff ff hh II	CPY (	opr) opr) opr)	IND,X IND,X EXT	7 7 7
1A EE 1A EF	ff ff		opr) opr)	IND,X IND,X	6
CD A3 CD AC CD EE CD EF	ff ff ff	CPX (i	opr) opr) opr) opr)	IND,Y IND,Y IND,Y IND,Y	7 7 6 6

#### NOTES:

#### Operands:

dd = 8-bit direct address \$0000-\$00FF. (High byte assumed to be \$00.)

ff = 8-bit positive offset \$00 (0) to \$FF (255) added to index.

hh = High order byte of 16-bit extended address.

ii = One byte of immediate data.

jj = High order byte of 16-bit immediate data.

kk = Low order byte of 16-bit immediate data.

II = Low order byte of 16-bit extended address.

mm = 8-bit mask (set bits to be affected).

rr = Signed relative offset \$80 (-128) to \$7F (+127).

Offset relative to the address following the machine code offset byte.



INSTRUCTIONS, ADDRESSING MODES, AND EXECUTION TIMES

Source	Operation	Boolean	Addressing Mode for	Machir (Hexa	Machine Coding (Hexadecimal)	ytes	sələ		Condition Codes	ditio	u	8 00	80	
Forms		Expression	Operand	Opcode	Operand(s)	8	<b>(</b> )	S	×	_	Z	7	>	ပ
3A	Add Accumulators	A+B → A	I.	18		-	2		۷ -		∇ .	٥	◁	۷
X	Add B to X	IX + 00:B → IX	ĭ	3A		-	က							
<b>}</b>	Add B to Y	IY + 00:B → IY	I.	18 3A		2	4	li					1	
CA (opr)	OCA (opr) Add with Carry to A	A+M+C→A		89		2	2		V -			◁	◁	◁
				66	pp	~	က							
				89		က	4							
				A9		~	4							
			A IND,Y	18 A9	<b>*</b>	က	2							
CB (opr)	CB (opr) Add with Carry to B	B+M+C→B	B	හ	:==	2	2		Δ -	1	۷ .	۷	۷	۷
				8	pp	~	က							
				F9	- 4	က	4							
				E3	#	~	4							
				18 E9	=	က	ည							



r I																
SADDA	(200)	Add Memory to A	A+M+A	4	MM M	88	:==					٥	Ì	7 0	۷ ۷	۷
re				⋖	E E	86	pp									
				⋖	EXT	88	h	-								
afe				<	NO.X	AB	<b>=</b>									
orn				<	NO,	18 AB	ff		_							
ADDB	(opt)	ADDB (opr) Add Memory to B	8+W→8	B	MM	CB	:==		2	<u> </u>	l	٧	I	7	۷ ۷	۷
io				മ	OH	80	pp									
n				œ	EXT	<u>FB</u>	바	**								
Or				m	NO.X	EB	<b>=</b>									
\_T				മ	ND,Y	18 EB	ŧ.			$\dashv$						
COOK	(obs.)	EADDD (ppr) Add 16-Bit to D	D+M·M+1 D+ M·M+1		M	ຮ	:==	X				1	1	٧ ٧	۷ ۷	4
	ì				O.B.	23	gg									
) ro					EX	F3	h									
dı					X.ON	E3	¥									
uct					Y.Q.	18 E3	#			-						
AUDA	(oor)	ANDA (opr) AND A with Memory A⋅M → A	A.W.A	4	WW.	84	:#2			<u> </u>	1	١	I	<b>'</b>	<b>∨</b>	0
				⋖	CHO CHO	94	рþ									
				4	EXT	84	ㅂ	=								
				4	X,ON	A4	<b>=</b>									
				4	ND,	18 A4	ŧ		_	-						

For More Information On This Product Go to: www.freescale.com

Source Forms	9 9		Boolean Expression	D S d	Machin (Hexa Opcode	Machine Coding (Hexadecimal)	Bytes	Cycles	S	Condition Codes	Hiti	2	ode Z	٥
<del>ະ</del> ກ	ANUB (opr)	AND B with Memory	B•M→B	B B EXT B IND,X IND,Y	18 E E E E E	dd dd ff ff	N N O N N	N & 4 4 &	1	1	1	⊲	o ⊲	_
o) Ore Informa	(obr)	Arithmetic Shift Left		EXT IND,X IND,Y INH INH	78 68 18 68 48 58	hh II ff ff	606	99700		1	1	٥	<b>Φ</b>	٧
GTSFon On		Arithmetic Shift Left Double	C+	HNI	05		-	က	1	1	1	٥	Δ Δ	٧
ວ) ແ S This Produ	opr)	(opr) Arithmetic Shift Right		EXT IND;X IND;Y INH INH INH	77 67 18 67 47 57	hh II ff ff	ლ ი ი ი − −	99700		!	1	⊲	Δ Δ	٥
E C	(rel)	Branch if Carry Clear	<b>∂C=0</b>	REL	24	ır	5	3	l	1	1	i		



	Σ <u>ω</u>	
	:	
1 1 1	<b>δ</b> Β Σ .	

Go to: www.freescale.com



See >	1	1		1	1	1		1			1
Condition Codes X H I N Z V	1	1									
onditic H			1		1	1			1		1
ٽ× ض		1	1		1	1	1	1	-		1
Cycles	3	3	3	က	3	3	ε	ε	9 7 8	က	9 ~ 8
Bytea	2	2	2	2	2	2	2	2	4 4 5	2	440
Machine Coding (Hexadecimal) code Operand(s)	п			_			_		dd mm fr ff mm fr ff mm fr		dd mm rr ff mm rr ff mm rr
Machine (Hexad Opcode	2F r	25 m	23 m	2D m	2B rr	26 m	2A m	20 m	13 of 15 ft ft ft ft ft ft ft ft ft ft ft ft ft	21 m	12 d 1E ff 18 1E ff
Addressing Mode for Operand	REL	REL	REL	REL	REL	REL	REL	BEL	PIO X,ONI Y,ONI	HEL	DIR NOX Y,ONI
Boolean Expression	?Z+(N⊕V)=1	?C=1	?C+Z=1	?N⊕V=1	?N=1	0=Z¿	0=N¿	91=1	? M • mm = 0	71=0	? (M) • mm = 0
Operation	Branch if ≤ Zero	Branch if Lower	Branch if Lower or Same	Branch if < Zero	Branch if Minus	Branch if Not = Zero	Branch if Plus	Branch Always	Branch if Bit(s) Clear	Branch Never	Branch if Bit(s) Set
Source Forms	BLE (rel)	BLO (rel)	ÇBLS (rel) <b>X</b>	BLT (rel)	BMI (rel)	SBNE (rel)	BPL (rel)	BRA (rel)	BRCLR (opr) (msk)	PBRN (rel)	BRSET (opr) (msk) (rel)

Go to: www.freescale.com



	F							ŀ		1			l	l	Γ
	Mor (	opr) msk)	Set Bit(s)	M + mm → M	R S S S S S S S S S S S S S S S S S S S	14 dd mm 1C ff mm 18 1C ff mm	დდ4	9 / 8			ı	٥	٥	0	
Go to	E Shfo	(rel)	Branch to Subroutine	See Special Ops	REL	8D m	2	9	1		1	1	1	1	1
www	ე r∰at	(rel)	Branch if Overflow Clear	0=∧¿	REL	28 m	7			!	1	1		1	T
w.free	တ > on on w.free	(rel)	Branch if Overflow Set	?V=1	REL	29 m	7	<del>ه</del>	1	!		1	1	1	ī
esc	<b>SBA</b>		Compare A to B	A-B	I.	11	-	2			1	٥	◁	◁	٥
	- FE		Clear Carry Bit	0 → C	IN.	00	-	2				-			0
.co	귥		Clear Interrupt Mask	1 ← 0	IN.	30	-	2			0	١	1	1	П
	otiuct,	(opr)	(opr) Clear Memory Byte	W ← 0	EXT IND,X ND,Y	7F hh     6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff   18 6F   ff	<u>ო ი ო</u>	992	1	!	!	0	-	0	0
23	CLRA		Clear Accumulator A	0 → A	A NI	4F	-	2				0	-	0	0
	CL RB		Clear Accumulator B	0 → 8	B NH	5F	-	2				0	-	0	0
	ST CF		Clear Overflow Flag	0 → V	IZ.	0A		2			!	1		0	$\sqcap$

U	, <	1				Ī₫					<b> </b> -			<b>-</b>	-	\   <	1		<del></del>	
	.   <	1				d					0			0	6	<	1			
DO N	<	1				⊲					d			o	<	<	1			
z	:   <	1				┛					┛			4	<	<	1			
: <u>\$</u> −	. 1										1			1	1	1				
Condition Codes	1										1			1	1	1				
∣ ŏ×	1															1				
S						1					1			1						
Cycles	2	(7)	4	4	ည	2	က	4	4	ည	9	9	7	2	2	5	ဖ	7	7	7
Bytes	8	2	က	N	ო	~	N	က	~	ო	က	N	က	-	-	4	က	4	က	C.
Machine Coding (Hexadecimal) Opcode Operand(s)		P	- L		<b>=</b>	:==	9	<b>-</b>			hh II					ž		=		
xad		_				1=	_	_	_	_			63 #	3	8				<del>≠</del>	
	8	<u>ი</u>	<u></u>	<b>⋖</b>	18 A1	ပ်		<u> </u>	ш	18 E	2	9	186	43	53	1A 8	1A 9	1A B	1A A3	CDA
Addressing Mode for Operand						MM					EXT	X,ON	ND,Y	Z	ĭ	MM.	뜸	EXT	NO'X	NO.Y
<b>⋖</b>	V	<u> </u>	<u> </u>	<u> </u>	٧	8	<u> </u>	8	<u> </u>	8				⋖	8					
Boolean Expression	A-M					B-M					&FF - M → M			\$FF - A → A	<b>%FF</b> - B → B	D-M:M+1				
Operation	CMPA (opr) Compare A to	Memory				CMPB (opr) Compare B to	Memory				1's Complement	Memory Byte		1's Complement A	1's Complement B	(opr) Compare D to	Memory 16-Bit			
9 8 8	(obr)					(obr)					(obr)					(obr)				
Source Forms	CMPA		<b>F</b>	0		CMPB	انج	nf	· O *		)       	)is	٥	COMA	COMB		·O·	111	n.t.	

Go to: www.freescale.com



(opr) Compare X to Memory 16-Bit	(opr) Compare Y to Memory 16-Bit	Decimal Adjust A	(opr) Decrement Memory Byte	Decrement Accumulator A	Decrement Accumulator B	Decrement Stack Pointer	Decrement Index Register X
X to 16-Bit	Y to 16-Bit	Adjust A		int ator A	int ator B	nt Stack	ınt gister X
IX – M:M + 1	P - M:M + 1	Adjust Sum to BCD	M - 1 → M	A-1→A	8-1→8	SP-1→SP	<b>K-1→K</b>
EXT ND,X ND,X	MA BIS TXT ND,X Y	ī	EXT IND,X IND,Y	A INH	B INH	NH	I.V.
BC dd A K A A CD AC ## K	18 8C ji kk 18 9C dd 18 BC hh ii 1A AC ff 18 AC ff	19	7A hh <b>!</b> 6A ff 18 6A ff	44	5A	34	60
<b></b>	40400	1	3 2 3	-	-	-	-
4000	5 7 7	2	6 7	2	2	9	က
	1	1	1	1	1	1	1
1	1				1		!
1	l	1	1	1	1	1	1
٥	◁	∇	◁	√	√	i	i
Δ Δ	7	7	7 4	<b>Δ</b> Δ	Δ Δ	1	۱ ۵
<b>d</b>	<b>∇</b>	V V			1		!



Source	Operation	Boolean	Addressing Mode for	Machine Coding (Hexadecimal)	Coding ecimal)	Bytes	Sycles	ပိ>	Condition Codes	0'	des >	٥
DEY	Decrement Index Register Y	<b>Y</b> −1→ <b>W</b>	I Z	<u> </u>	(2)	8	) 4	1'	·     :	!	<u> </u>	1
SEORA (opr)	Exclusive OR A with Memory	<b>A⊕M→A</b> .	A A A A A NO.Y	88 98 dd 98 dd 88 hh 18 A8 ff	_	00000	0044v		1	<b>V</b>	0	
EORB (opr)	EORB (opr) Exclusive OR B with	B⊕M→B	B B B B B B B C C C C C C C C C C C C C	C8 ii D8 dd F8 hh E8 ff 18 E8 ff		00000	0044v		1		0	
≥ NO Th	Fractional Divide 16 by 16	D/IX → IX; r → D	I	03		-	41			V -	٥	◁
	Integer Divide 16 by 16	D/IX → IX; r → D	I	05		-	14	i	1		0	◁
(obr)	Increment Memory Byte	M+1→M	EXT IND,X IND,Y	7C hh 6C ff 18 6C ff	<b>302</b>	ღოღ	997	1	1	<b>∇</b>	٥	
INCA	Increment Accumulator A	A+1→A	IN A	<b>4</b>		-	2			V V	٥	
INCB	Increment Accumulator B	B+1→B	E E	သွ		-	2			V	٥	

For More Information On This Product, | 2 | 2 | | Go to: www.freescale.com



INS	Increment Stack	SP + 1 → SP	I.	31		-	33	1	i	1	1	ı	ı
Ž.	Increment Index Register X	X+1→K	HZ	08		-	ا د	1	i		ν -	ı	
Mor	Increment Index Register Y	Y+1→Y	HNI	18 08		0	4		;		۷ -	1	1
(Job)	(opr) Jump	See Special Ops	EXT IND,X IND,Y	7E hh 6E # 18 6E #	<b>333</b>	<u>ო</u> ი ი	0 0 4 1			1		1	1
(Job)	(opr) Jump to Subroutine	See Special Ops	DIR EXT X.D.N Y.O.N	9D dd BD hh AD ff 18 AD ff	=	0 0 0 0	66 7	1	1	1		1	1
W Chis Produ	Load Accumulator A	W→A	A A A A A N IN IN IN IN IN IN IN IN IN IN IN IN I	86 ii 96 dd B6 hh A6 ff 18 A6 ff	=	00000	0044G -		1	<b>∇</b> –	⊲	0	ı
PLDAB (opr)	PLDAB (opr) Load Accumulator B	M→B	B B B B B B B B B B B B B B B B B B B		<b>=</b>	00000	0644c		i	<b>∀</b>	◁	0	T

Go to: www.freescale.com

28	Source	Operation	Boolean	Addressing Mode for	Machin (Hexa	Machine Coding (Hexadecimal)	ling al)	ytes	sələ		Sono	Ji tio	2	po	60
	Forms		Expression	Operand	Opcode	Operand(s)	(s)put	8	cì	S	A Z N I H X	_	z	N	ပ >
	LDD (opr)		$M \rightarrow A, M + 1 \rightarrow B$	MMI		: 300	축	3	က				۵		١.
		Accumulator D		띰		pp		0	4						
F				EXT		ㅂ	=	ო	2						
<del>Oľ</del>				X,QN	S	<b>=</b>		~	S						
M				ND,Y		<b>#</b>		က	9						
ere G	LDS (opr)	(opr) Load Stack Pointer	M:M + 1 → SP	MM		:==	축	၉	က				┛		١.
Hı io				SE		g		0	4						)
<del>rfe</del> to				EXT		벆	-	ო	2						
err : v				X'QN	AE	<b>=</b>		~	2						
na vw				Y, QNI		ff		က	9						
tio w.	STDX (obr)	(opr) Load Index	M:M + 1 → IX	WWI		::::::	춪	က	<u>е</u>				o		。
n fre		Register X		SE		gg		0	4						ı
Or e				EXT	出	두	===	က	2						
ı_] sc				X'QN		<b>=</b>		0	2						
hi al				Y,'QN		#		က	9						
s P e.c	(obt)	Load Index	M:M + 1 → IY	WWI	핑	:200	苿	4	4				o		0
ro on		Register Y		OIR	18 DE	gq		က	2						1
dı n				EX.	田	늄	==	4	9						
ıc				X'QN	出	¥		က	9						
t,				Y'QN ND'A	Ш	#		က	9						



EXT 78 18 68 IND,Y 18 68 INH 48 88 INH 58	90 HNI 0→ Oq	EXT 74  IND,X 64  IND,Y 18 64  NH NH 444  B INH 544	→ NH 04	DE HM 3D	EXT 70 IND,X 60 IND,Y 18 60	A INH 40		IN O
				A×B→D	M → M − 0	0-A→A	0-B→B	No Operation
(opr) Logical Shift Left	Logical Shift Left Double	(opr) Logical Shift Right	Logical Shift Right Double	Multiply 8 by 8	t	2's Complement A 0		
		) (Jode		-	(obr)	<u>                                     </u>		



Source Forms	Operation	Boolean Expression	Addressing Mode for Operand	Machin (Hexad	Machine Coding (Hexadecimal) code Operand(s)	Bytes	Cycles	υ× σ	Condition Codes X H I N Z V	tion -	32	> des	٥
ORAA (opr)	OR Accumulator A (Inclusive)	A+M→A			Q	00	ดด		1	1	V	0	
For N			A A A	A A A	# #	<u>ო</u> ი	44						
CONTRACT (opr)	DRAB (opr) OR Accumulator B	B+M→B		₹ 8°	= :==	2 00	0 0		1			0	
Infor	(inclusive)			A E E	= =	N W C	w 4 4						
·ma					= ==	v m	4 rv						
<b>₽</b> SHA	Push A onto Stack	A → Stk, SP = SP - 1	Y Y	36		-	6		1		;		
<b>В</b> ВНВ	Push B onto Stack	B → Stk, SP = SP - 1	B	37		-	က			li	H		
XHS <b>d</b> Thi	Push X onto Stack (Lo First)	IX→Stk, SP = SP - 2	HN	၁၉		-	4						
ж Реже	Push Y onto Stack (Lo First)	N → Stk, SP = SP - 2	IN.	18 3C		2	2		ı				
₽u∟A	Pull A from Stack	SP = SP + 1, A ← Stk	H. Y	32		-	4		i	li			
<del>i</del> PULB	Pull B from Stack	SP = SP + 1, B ← Stk	B INH	33		-	4		i	li			]
PULX	Pull X from Stack (Hi First)	SP = SP + 2, IX ← Stk	HN	38		-	2		i				
PULY	Pull Y from Stack (Hi First)	SP = SP + 2, IY ← Stk	ĭ	18 38		8	9		i				!
					<b>T</b>								I

For More Information On This Product, a a Go to: www.freescale.com



<b>□</b>	۵	۵	1 1	۵	۵	□
7	7	4	i	۵	`	√
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	<b>→</b>	۵	il	۵	\ \d	٥
<b>V</b>	`	\ ا	il	ر ا	\ 4	4
7	·	4	il		ì	
; l	i	4	i		i	i
;	i	_	il	il	i	i
1	i	V	il	il	i	İ
00700	99700	12	2	7	0044G	26446
ლიო <del></del>	606	-	-	-	00000	00000
***	<b>=</b>				202	=
<b>5</b> ##	tt tt				= pd + + +	= pd = ± ±
79 69 18 69 49 59	76 66 18 66 46 56	38	39	10	82 92 82 A2 18 A2	C2 D2 F2 E2 18 E2
RAN NDX NDX NH X	EXT IND,X IND,Y INH	I.	HN	HZ.	MM DIR EXT X,C X,C X,C	MM GENERAL STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE O
<b>8</b>	≪ ∞				4444	88888
	04 14 14 14 14 14 14 14 14 14 14 14 14 14	t See Special Ops	See Special Ops	A-B → A	A-M-C→A	B-M-C→B
(opr) Rotate Left	(opr) Rotate Right	Return from Interrupt See Special Ops	Return from Subroutine	Subtract B from A	Subtract with Carry from A from A	SBCB (opr) Subtract with Carry from B
(opr)	(obr)				(opr)	(obr)
JOB <b>For</b>	3OR	Ma	HOR C	SBA	V O O This Produc	SBCB

Go to: www.freescale.com

31

ပ • -	-	l	ı	1	1		I	1
Condition Codes	1	-	1	0 0	0 4	0 0		0 0
S Z	i	1	1	ν ∇	, A	, A	i	7 0
<u>i</u>	1	-	1	1	1	i	1	1
ondit H	1	1	١	ı	1	1	1	1
_		1	1		1	1	١	
လ Cycles	2	2	2 _	5 4 4	6446	4000	2	1
Bytes		_	_	0000	3535			4 2 2 3
			-			0000	-	0000
Coding ecimal)				=	=	-		=
o ge c				pq ##	B는 ##	B는 ##		<b>₽</b> 4±
Machine Coding (Hexadecimal) Opcode Operand(	8	OF	90	97 B7 A7 18 A7	D7 F7 E7 18 E7	85 88 85 88	ხ	AP AF
Addressing Mode for Operand	ĭ	ĭ	ĭ		B EXT B IND,X B IND,X	BEXT NDX X,Y,	ĭ	EXT NOX
Boolean Expression	1 → C	<b>-</b> ↑	1 → V		B→M	O A → M, B → M + 1		SP → M:M + 1
Operation	Set Carry	Set Interrupt Mask	Set Overflow Flag	Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A → M Store Accumulator A A A A A A A A A A A A A A A A A A A	Store Accumulator B	(opr) Store Accumulator D A → M, B → M+1	Stop Internal Clocks	(opr) Store Stack Pointer
<b>မ</b> ၈				(opr)	(opr)	(obr)		(obr)
Source	SEC	<b>J</b> SEI	<mark>}</mark> 6EV	V V Se Inform	B L Nation O	O This Pro	STOP	<b>4</b> 6TS

Go to: www.freescale.com







NOTES:

Infinity or until reset occurs Cycle:

12 cycles are used beginning with the opcode fetch. A wait state is entered which remains in effect for an integer number of MPU E-clock cycle (n) until an interrupt is recognized. Finally, two additional cycles are used to fetch the appropriate interrupt vector

(total = 14 + n).

Operands:

8-bit direct address \$0000-\$00FF. (High byte assumed to be \$00.) 8-bit positive offset \$00 (0) to \$FF (255) added to index.

High order byte of 16-bit extended address.

One byte of immediate data.

Low order byte of 16-bit extended address. High order byte of 16-bit immediate data. Low order byte of 16-bit immediate data.

8-bit mask (set bits to be affected).

Signed relative offset \$80 (-128) to \$7F (+127). Offset relative to the address following the machine code offset byte.


Condition Codes:

Always cleared (logic 0). Bit not changed

Aways set (logic 1). Bit cleared or set depending on operation. Bit may be cleared, cannot become set.



# Freescale Semiconductor, Inc. Special Operations







# Freescale Semiconductor, Inc. Special Operations

RTI, RETURN FROM INTERRUPT




PC \$3B = RTI






#### MAIN PROGRAM



#### MAIN PROGRAM



#### **LEGEND**

RTN = Address of next instruction in main program to be executed upon return from subroutine

 $RTN_H$  = Most significant byte of return address

RTN<sub>L</sub> = Least significant byte of return address

= Stack pointer location after execution

dd = 8-Bit direct address (\$0000-\$00FF) (high byte assumed to be \$00)

ff = 8-Bit positive offset \$00 (0) to \$FF (256) (is added to index)

hh = High order byte of 16-bit extended address

II = Low order byte of 16-bit extended address

rr = Signed relative offset \$80 (-128) to \$7F (+127) (offset relative to the address following the machine code offset byte)

For More Information On This Product, Go to: www.freescale.com



## Freescale Semiconductor, Inc. MC68HC11F1 Registers (1 of 2)

The 128-byte register block can be remapped to any 4K boundary. 6 2 Bit 0 \$1000 PA7 PA6 PA<sub>5</sub> PA4 PA3 PA2 PA<sub>1</sub> PA<sub>0</sub> **PORTA** \$1001 DDA7 DDA6 DDA5 DDA4 DDA3 DDA<sub>2</sub> DDA<sub>1</sub> DDA0 **DDRA** \$1002 PG7 PG6 PG5 PG4 PG3 PG<sub>2</sub> PG<sub>1</sub> PG<sub>0</sub> **PORTG** \$1003 DDG7 DDG6 DDG5 DDG4 DDG3 DDG2 DDG1 DDG0 **DDRG** \$1004 PB7 PB6 PB<sub>5</sub> PB4 PB3 PB<sub>2</sub> PB<sub>1</sub> PB<sub>0</sub> **PORTB** \$1005 PF7 PF6 PF5 PF4 PF3 PF2 PF1 PF<sub>0</sub> **PORTF** \$1006 PC7 PC6 PC5 PC4 PC3 PC<sub>2</sub> PC<sub>1</sub> PC0 PORTC \$1007 DDC7 DDC6 DDC5 DDC4 **DDC3** DDC2 DDC1 DDC0 **DDRC** \$1008 0 0 PD5 PD4 PD3 PD<sub>2</sub> PD<sub>1</sub> PD0 **PORTD** \$1009 0 0 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 **DDRD** \$100A PE7 PE<sub>6</sub> PE<sub>5</sub> PE4 PE3 PE<sub>2</sub> PE<sub>1</sub> PE0 **PORTE** \$100B FOC1 FOC2 FOC3 FOC4 FOC5 0 0 **CFORC** \$100C | OC1M7 OC1M6 OC1M5 **OC1M4** OC1M3 0 0 0 OC1M \$100D OC1D7 OC1D6 OC1D5 OC1D4 OC1D3 0 0 OC1D \$100E Bit 15 14 13 12 11 10 9 Bit 8 TCNT (Hi) \$100F Bit 7 6 5 4 3 1 Bit 0 TCNT (Lo) \$1010 **Bit 15** 14 13 12 11 Bit 8 10 9 TIC1 (Hi) \$1011 Bit 7 6 5 4 3 2 1 Bit 0 TIC1 (Lo) \$1012 **Bit 15** 14 13 12 11 10 9 Bit 8 TIC2 (Hi) \$1013 Bit 7 6 5 4 3 2 1 Bit 0 TIC2 (Lo) \$1014 **Bit 15** 14 13 12 11 10 9 Bit 8 TIC3 (Hi) \$1015 Bit 7 6 5 4 3 2 1 Bit 0 TIC3 (Lo) \$1016 **Bit 15** 14 13 12 11 10 9 Bit 8 TOC1 (Hi) \$1017 Bit 7 6 5 4 3 2 1 Bit 0 TOC1 (Lo) \$1018 **Bit 15** 14 13 12 11 10 9 Bit 8 TOC2 (Hi) \$1019 Bit 7 6 5 4 3 2 1 Bit 0 TOC2 (Lo) \$101A **Bit 15** 14 13 12 11 10 Bit 8 9 TOC3 (Hi) \$101B Bit 7 6 5 4 3 2 Bit 0 TOC3 (Lo) \$101C **Bit 15** 14 13 12 11 10 9 Bit 8 TOC4 (Hi) \$101D Bit 7 6 5 4 3 2 Bit 0 TOC4 (Lo) \$101E Bit 15 14 13 12 11 10 Bit 8 T14/05 (Hi) \$101F Bit 7 6 5 4 2 3 1 Bit 0 TI4/O5 (Lo) \$1020 OM2 OL2 OM3 OL3 OL4 **OM4 OM5** OL5 TCTL1 \$1021 | EDG4B EDG4A EDG1B EDG1A EDG2B EDG3B EDG2A EDG3A TCTL2 \$1022 OC1I OC2I OC31 **OC41** 14/051 **IC11** IC2I IC3I TMSK1



# Freescale Semiconductor, Inc. MC68HC11F1 Registers (2 of 2)

	Bit 7	6	5	4	3	2	1	Bit 0	
\$1023	OC1F	OC2F	OC3F	OC4F	14/05F	IC1F	IC2F	IC3F	TFLG1
\$1024	TOI	RTII	PAOVI	PAII	0	0	PR1	PR0	TMSK2
\$1025 [	TOF	RTIF	PAOVF	PAIF	0	0	0	0	TFLG2
\$1026	0	PAEN	PAMOD	PEDGE	0	14/05	RTR1	RTR0	PACTL
\$1027	Bit 7	6	5	4	3	2	1	Bit 0	PACNT
\$1028	SPIE	SPE	DWOM	MSTR	CPOL	CPHA	SPR1	SPR0	SPCR
\$1029	SPIF	WCOL	0	MODF	0	0	0	0	SPSR
\$102A	Bit 7	6	5	4	3	2	1	Bit 0	SPDR
\$102B	TCLR	0	SCP1	SCP0	RCKB	SCR2	SCR1	SCR0	BAUD
\$102C	R8	T8	0	М	WAKE	0	0	0	SCCR1
\$102D	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	SCCR2
\$102E	TDRE	TC	RDRF	IDLE	OR	NF	FE	0	SCSR
\$102F	R7/T7	R6/T6	R5/T5	R4/T4	R3/T3	R2/T2	R1/T1	R0/T0	SCDR
\$1030	CCF	0	SCAN	MULT	CD	CC	СВ	CA	ADCTL
\$1031	Bit 7	6	5	4	3	2	1	Bit 0	ADR1
\$1032	Bit 7	6	5	4	3	2	1	Bit 0	ADR2
\$1033	Bit 7	6	5	4	3	2	1	Bit 0	ADR3
\$1034	Bit 7	6	5	4	3	2	1	Bit 0	ADR4
\$1035	0	0	0	PTCON	BPRT3	BPRT2	BPRT1	BPRT0	BPROT
\$1036									Reserved
\$1037									Reserved
\$1038	GWOM	CWOM	CLK4X	0	0	0	0	0	OPT2
\$1039	ADPU	CSEL	IRQE	DLY	CME	FCME	CR1	CR0	OPTION
\$103A	Bit 7	6	5	4	3	2	1	Bit 0	COPRST
\$103B	ODD	EVEN	0	BYTE	ROW	ERASE	EELAT	EEPGM	PPROG
\$103C	RBOOT	SMOD	MDA	IRV	PSEL3	PSEL2	PSEL1	PSEL0	HPRIO
\$103D	RAM3	RAM2	RAM1	RAM0	REG3	REG2	REG1	REG0	INIT
\$103E	TILOP	0	OCCR	СВҮР	DISR	FCM	FCOP	0	TEST1
\$103F	EE3	EE2	EE1	EE0	1	NOCOP	1	EEON	CONFIG
<b>\$1</b> 040		<u> </u>				I			Reserved
to									- 1
\$105B		<u> </u>	<u> </u>	<u> </u>		<u> </u>		<u> </u>	Reserved
\$105C		IO1SB	IO2SA	·	GSTHA	<del></del>			CSSTRH
\$105D	IO1EN	1O1PL	IO2EN	IO2PL	GCSPR	<u> </u>	<u></u>	PSIZB	CSCTL
\$105E	GA15	GA14	GA13	GA12	GA11	GA10	0	0	CSGADR
\$105F	IO1AV	IO2AV	0	GNPOL	GAVLD	GSIZA	GSIZB	GSIZC	csgsiz



**ADCTL** 

#### A/D Control/Status

	Bit 7	6	5	4	3	2	1	Bit 0	
\$1030	CCF	0	SCAN	MULT	CD	CC	СВ	CA	ĺ
RESET:	U	0	U	U	U	U	U	U	ı

CCF — Conversions Complete Flag

This bit is set after an A/D conversion cycle and cleared when ADCTL is written.

Bit 6 — Not implemented; always reads zero

SCAN — Continuous Scan Control

0 = Do four conversions and stop

1 = Convert four channels in selected group continuously
MULT — Multiple-Channel/Single-Channel Control
0 = Convert single-channel selected

1 = Convert four channels in selected group

CD-CA - Channel Select D through A

1	anne			Channel	Result in ADRx
CD	CC	СВ	CA	Signal	if MULT = 1
0	0	0	0	AN0	ADR1
0	0	0	1	AN1	ADR2
0	0	1	0	AN2	ADR3
0	0	1	1	AN3	ADR4
0	1	0	0	AN4	ADR1
0	1	0	1	AN5	ADR2
0	1	1	0	AN6	ADR3
0	1	1	1	AN7	ADR4
1	0	X	X	Reserved	ADR1-ADR4
1	1	0	0	VRH*	ADR1
1	1	0	1	V <sub>RL</sub> *	ADR2
1	1	1	0	(VRH)/2*	ADR3
1	1	1	1	Reserved*	ADR4

<sup>\*</sup>Used for factory testing



### Freescale Semiconductor, Inc. ADR1-ADR4

#### A/D Results

\$1031	Bit 7	6	5	4	3	2	1	Bit 0	ADR1
\$1032	Bit 7	6	5	4	3	2	1	Bit 0	ADR2
\$1033	Bit 7	6	5	4	3	2	1	Bit 0	ADR3
\$1034	Bit 7	6	5	4	3	2	1	Bit 0	ADR4

#### Analog Input to 8-Bit Result Translation Table

	Bit 7	6	5	4	3	2	1	Bit 0
% (1)			3		1			L
Volts (2)	2.500	1.250	0.625	0.3125	0.1562	0.0781	0.0391	0.0195

(1) % of  $V_{RH}-V_{RL}$  (2) Volts for  $V_{RL}=0$ ;  $V_{RH}=5.0$  V

BAUD

#### **Baud Rate**

	Bit 7	6	5	4	3	2	1	Bit 0
\$102B	TCLR	0	SCP1	SCP0	RCKB	SCR2	SCR1	SCR0
RESET:	0	0	0	0	0	Ū	U	U

TCLR — Clear Baud Rate Counters (TEST)
RCKB — SCI Baud Rate Clock Check (TEST)
SCP[1:0] — SCI Baud Rate Prescaler Selects

SCP[1:0] Divide			Crystal Frequency in MHz							
1	0	Internal Clock By	1	10.0 MHz (Baud)	12.0 MHz (Baud)	16.0 MHz (Baud)				
0	0	1	125.0 K	156.25 K	187.5 K	250.0 K				
0	1	3	41.67 K	52.08 K	62.5 K	83.33 K				
1	0	4	31.25 K	38.4 K	46.88 K	62.5 K				
1	1	13	9600	12.02 K	14.42 K	19.2 K				



SCR[2:0] — SCI Baud Rate Selects

These bits select the receiver and transmitter bit rate based on output from the baud rate prescaler stage.

S	sc	R	Divide Prescaler	Highest Baud Rate (Prescaler Output from Previous 1					
[	2:0	)]	Ву	9600	19.2 K	38.4 K			
0	0	0	1	9600	19.2 K	38.4 K			
0	0	1	2	4800	9600	19.2 K			
0	1	0	4	2400	4800	9600			
0	1	1	8	1200	2400	4800			
1	0	0	16	600	1200	2400			
1	0	1	32	300	600	1200			
1	1	0	64	150	300	600			
1	1	1	128	•	150	300			

#### **BPROT**

#### **Block Protect**

	Bit 7	6	5	4	3	2	1	Bit 0
\$1035	0	0	0	PTCON	BPRT3	BPRT2	BPRT1	BPRT0
RESET:	1	1	1	1	1	1	1	1

Bits [7:5] — Not implemented; always read 0 PTCON — Protect for CONFIG

0 = CONFIG register can be programmed or erased

1 = CONFIG register cannot be programmed or erased.

BPRT[3:0] — Block Protect Bits for EEPROM

Block protect register bits can be written to zero (protection disabled) only once within 64 cycles of a reset in normal modes, or at any time in special modes. Block protect register bits can be written to one (protection enabled) at any time.

0 = Protection disabled

1 = Protection enabled

Bit Name	Block Protected	Block Size
BPRT3	\$xEE0-\$xFFF	288 Bytes
BPRT2	\$xE60-\$xEDF	128 Bytes
BPRT1	BPRT1 \$xE20-\$xE5F	
BPRT0	\$xE00-\$xD9F	32 Bytes



#### **Timer Compare Force**

	Bit 7	6	5	4	3	2	1	Bit 0	
\$100B	FOC1	FOC2	FOC3	FOC4	FOC5	0	0	0	
RESET:	0	0	0	0	0	0	0	0	

FOC[5:1] — Write ones to Force Compare(s)

0 = Not affected

1 = Output x action occurs.

Bits [2:0] — Not implemented; always read 0

CONFIG

#### COP, ROM Mapping, EEPROM Enables

	Bit 7	6	5	4	3	2	1	Bit 0
\$103F	EE3	EE2	EE1	EE0	1	NOCOP	1	EEON
RESET:		_			1		1	

The CONFIG bits can be read at any time. The value read is the value latched into the register from the EEPROM cells during the last reset sequence. A new value programmed into this register is not readable until after a subsequent reset sequence. Unused bits always read as ones.

If SMOD = 1, these bits are writable any time. If SMOD = 0 these bits can only be written using the EEPROM programming sequence, and are neither readable nor active until latched via the next reset.

EE[3:0] — EEPROM Map Position Bits

EEPROM is located at \$xE00-\$xFFF, where x is the value represented by these four bits. In single-chip and bootstrap modes, EEPROM is forced to \$FE00-\$FFFF, regardless of the state of these bits.

Bits 3 and 1 — Not implemented; always read one

NOCOP — COP System Disable

Resets to programmed value

0 = COP enabled (forces reset on timeout)

1 = COP disabled (does not force reset on timeout)

**EEON — EEPROM Enable** 

0 = EEPROM removed from the memory map

1 = EEPROM present in the memory map



#### COPRST

#### Arm/Reset COP Timer Circuitry

i	Bit 7	6	5	4	3	2	1	Bit 0	
\$103A	7	6	5	4	3	2	1	0	
RESET:	0	0	0	0	0	0	0		

Write \$55 to COPRST to arm COP watchdog clearing mechanism. Write \$AA to COPRST to reset COP watchdog.

#### CSCTL

#### **Chip-Select Control**

	Bit 7	6	5	4	3	2	1	Bit 0
\$105D	IO1EN	IO1PL	IO2EN	IO2PL	GCSPR	<b>PCSEN</b>	PSIZA	PSIZB
RESET:		0	0	0	0		0	

IO1EN — I/O Chip-Select 1 Bit Enable

0 = CSIO disabled

1 = CSIO enabled

IO1PL — I/O Chip-Select 1 Bit Polarity Select

0 = CSIO active low

1 = CSIO active high

IO2EN — I/O Chip-Select 2 Bit Enable

0 = CSIO disabled

1 = CSIO enabled

IO2PL — I/O Chip-Select 2 Bit Polarity Select

0 = CSIO active low

1 = CSIO active high

GCSPR — General-Purpose Chip-Select Priority

0 = Program chip select has priority over general-purpose chip selects

1 = General-purpose chip selects have priority over program chip select

PCSEN — Program Chip-Select Enable

Reset clears PCSEN in single-chip mode, sets PCSEN in expanded-nonmultiplexed mode.

0 = CSPROG disabled

1 = CSPROG enabled

PSIZA, PSIZB — Program Chip-Select Size (A or B)

PSIZA	PSIZB	Size (Bytes)	Address Range
0	0	64 K	\$0000-\$FFFF
0	1	32 K	\$8000-\$FFFF
1	0	16 K	\$C000-\$FFFF
1	1	8 K	\$E000-\$FFFF



#### General-Purpose Chip-Select Address Register

	Bit 7	6	5	4	3	2	1	Bit 0	_
\$105E	GA15	GA14	GA13	GA12	GA11	GA10		_	
RESET:		0	0	0	0	0	0	0	

GA[15:10] — General-Purpose Chip-Select Starting Address Bits
These bits correspond to the high-order address bits
ADDR[15:10]. They determine the starting address of the
CSGEN valid address space. Valid register bits are
determined by the address size selected.

Address Size Selected	CSGADR Bits Valid				
0 Kbytes	None				
1 Kbytes	GA[15:10]				
2 Kbytes	GA[15:11]				
4 Kbytes	GA[15:12]				
8 Kbytes	GA[15:13]				
16 Kbytes	GA[15:14]				
32 Kbytes	GA15				
64 Kbytes	None				

Bits [1:0] — Not Implemented

CSGSIZ

#### General-Purpose Chip-Select Size Register

	Bit 7	6	5	4	3	2	1	Bit 0
\$105F	IO1AV	IO2AV		GNPOL	GAVLD	GSIZA	GSIZB	GSIZC
RESET:	0	0	0	0	0	1	1	1

IO1AV — VO Chip-Select 1 Address Valid

0 = CSIO1 is valid during E-clock valid time (E-clock high)

1 = CSIO1 is valid during address valid time

IO2AV — I/O Chip-Select 2 Address Valid

0 = CSIO2 is valid during E-clock valid time (E-clock high)

1 = CSIO2 is valid during address valid time

Bits 5 — Not Implemented; always reads zero

GNPOL — General-Purpose Chip-Select Polarity

0 = CSGEN is active low

1 = CSGEN is active high

GAVLD — General-Purpose Chip-Select Address Valid

0 = CSGEN is valid during E-clock valid time (E-clock high)

1 = CSGEN is valid during address valid time



GSIZA, GSIZB, and GSISC — Address Size for CSGEN

G	SIZ	x	
A	В	С	Size (Bytes)
0	0	0	64 Kbytes
0	0	1	32 Kbytes
0	1	0	16 Kbytes
0	1	1	8 Kbytes
1	0	0	4 Kbytes
1	0	1	2 Kbytes
1	1	0	1 Kbytes
1	1	1	0 Kbytes

#### CSSTRH

#### Chip-Select Clock Stretch

	Bit 7	6	5	4	3	2	1	Bit 0
\$105C	IO1SA	IO1SB	IO2SA	IO2SB	GSTHA	<b>GSTHB</b>	<b>PSTHA</b>	PSTHB
RESET:		0	0	0	0	0	0	0

IO1SA, IO1SB — CSIO 1 Clock Delay

102SA, 102SB - CSIO 2 Clock Delay

GSTHA, GSTHB — General-Purpose Chip-Select Clock Delay PSTHA, PSTHB — Program Chip-Select Clock Delay

The amount of clock stretching during each chip select is determined by the value of bits A and B for each type of chip select.

Bit [A:B]	Clock Stretch
0 0	None
0 1	1 Cycle
10	2 Cycles
11	3 Cycles

#### **DDRA**

#### Data Direction Register for Port A

	Bit 7	6	5	4	3	2	1	Bit 0	
\$1001	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	
RESET:	0	0	0	0	0	0	0	0	,

DDA[7:0] — Data Direction for Port A

0 = Input

1 = Output



DDRC

#### Data Direction Register for Port C

	Bit 7	6	5	4	3	2	1	Bit 0
\$1007	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0
RESET:	0	0	0	0	0	0	0	0

DDC[7:0] — Data Direction for Port C

0 = Input

1 = Output

DDRD

#### Data Direction Register for Port D

	Bit 7	6	5	4	3	2	1	Bit 0
\$1009	0	0	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0
RESET:	0	0	0	0	0	0	0	0

Bits [7:6] — Not implemented; always read zero DDD[5:0] — Data Direction for Port D

0 = Input

1 = Output

**DDRG** 

#### Data Direction Register for Port G

	Bit 7	6	5	4	3	2	1	Bit 0
\$1003	DDG7	DDG6	DDG5	DDG4	DDG3	DDG2	DDG1	DDG0
RESET:	0	0	0	0	0	0	0	0

DDG7-DDG0 - Data Direction for Port G

0 = Input

1 = Output

**HPRIO** 

#### Highest Priority I-Bit Interrupt and Miscellaneous

	Bit 7	6	5	4	3	2	1	Bit 0
\$103C	RBOOT*	SMOD*	MDA*	IRV*	PSEL3	PSEL2	PSEL1	PSEL0
RESETS: Single-Chip Mode	0	0	0	0	0	1	1	0
Exp'd Nonmux'd	0	0	1	0	0	1	1	0
Bootstrap	1	1	0	0	0	1	1	0
Special Test	0	1	1	0	0	1	1	0

\*RBOOT, SMOD, MDA and IRV resets depend on mode selected at power-up.



RBOOT — Read Bootstrap ROM

Valid only when SMOD is set to one (special bootstrap or special test mode). Can only be written in special modes.

0 = Bootloader ROM disabled and not in map

1 = Bootloader ROM enabled and in map at \$BF00-\$BFFF SMOD and MDA — Special Mode Select and Mode Select A These two bits can be read at any time. SMOD can only be written in special modes. MDA can be written at any time in special modes, but only once in normal mode.

Inp	uts		Latched	Latched at Reset			
MODB	MODA	Mode	SMOD	MDA			
1	0	Single-Chip	0	0			
1	1	Expanded Nonmultiplexed	0	1			
0	0	Special Bootstrap	1	0			
0	1	Special Test	1	1			

PSEL[3:0] — Priority Select Bit 3 through Bit 0
Writable only while bit I in the CCR is set (interrupts disabled).
These bits select one interrupt source to be elevated above all other I-bit related sources.

	PS	ELx		
3	2	1	0	Interrupt Source Promoted
0	0	0	0	Timer Overflow
0	0	0	1	Pulse Accumulator Overflow
0	0	1	0	Pulse Accumulator Input Edge
0	0	1	1	SPI Serial Transfer Complete
0	1	0	0	SCI Serial System
0	1	0	1	Reserved (Default to IRQ)
0	1	1	0	IRQ (External Pin)
0	1	1	1	Real-Time Interrupt
1	0	0	0	Timer Input Capture 1
1	0	0	1	Timer Input Capture 2
1	0	1	0	Timer Input Capture 3
1	0	1	1	Timer Output Compare 1
1	1	0	0	Timer Output Compare 2
1	1	0	1	Timer Output Compare 3
1	1	1	0	Timer Output Compare 4
1	1	1	1	Timer Output Compare 5/Input Capture 4



INIT

#### RAM and I/O Mapping

	Bit 7	6	5	4	3	2	1	Bit 0
\$103D	RAM3	RAM2	RAM1	RAM0	REG3	REG4	REG1	REG0
RESET:	0	0	0	0	0	0	0	0

RAM[3:0] — Internal RAM Map Position

REG[3:0] — 128-Byte Register Block Map Position

#### NOTE

Can be written only once in first 64 cycles out of reset in normal modes or at any time in special modes

OC1D

#### **Output Compare 1 Data**

	Bit 7	6	5	4	3	2	1	Bit 0
\$100D	OC1D7	OC1D6	OC1D5	OC1D4	OC1D3	0	0	0
RESET:	0	0	0	0	0	0	0	0

If OC1Mx is set, data in OC1Dx is output to port A bit x on successful OC1 compares.

Bits [2:0] — Not implemented; always read 0

OC1M

#### **Output Compare 1 Mask**

	Bit 7	6	5	4	3	2	1	Bit 0
\$100C	OC1M7	OC1M6	OC1M5	OC1M4	OC1M3	0	0	0
RESET:	0	0	0	0	0	0	0	0

Set bit(s) to enable OC1 to control corresponding port A pin(s). Bits [2:0] — Not implemented; always read 0



OPT2

#### System Configuration Options 2

	Bit 7	6	5	4	3	2	1	Bit 0
\$1038	GWOM	СМОМ	CLK4X	0	0	0	0	0
RESET:	0	0	1					

GWOM - Port G Wired-OR Mode

0 = Port G operates normally

1 = Port G outputs are open drain

CWOM — Port C Wired-OR Mode

0 = Port C operates normally

1 = Port C outputs are open drain

CLK4X — 4X Clock Output Enable Bit

This bit can only be written once after reset in normal modes (HPRIO register bit SMOD = 0).

0 = Output of 4XOUT clock is disabled

1 = Output of 4XOUT clock is enabled

Bits [4:0] — Not Implemented

#### **OPTION**

#### System Configuration Options

	Bit 7	6	5	4	3	2	1	Bit 0
\$1039	ADPU	CSEL	IRQE*	DLY*	CME	FCME*	CR1*	CR0*
RESET:	0	0	0	1	0	0	0	0

\*Can be written only once in first 64 cycles out of reset in normal mode, or at any time in special modes.

ADPU - A/D Power-Up

0 = A/D powered down

1 = A/D powered up

CSEL — Clock Select

(Should be set to one if E Clock less than 1 MHz)

0 = A/D and EEPROM use system E clock

1 = A/D and EEPROM use internal RC clock

IRQE — IRQ Select Edge-Sensitive Only

0 = Low level recognition

1 = Falling edge recognition

DLY — Enable Öscillator Start-Up Delay on Exit from STOP

0 = No stabilization delay on exit from STOP

1 = Stabilization delay enabled on exit from STOP

CME — Clock Monitor Enable

0 = Clock monitor disabled; slow clocks can be used

1 = Slow or stopped clocks cause clock failure reset

FCME — Force Clock Monitor Enable

0 = Clock monitor follows the state of the CME bit

1 = Clock monitor circuit is enabled until next reset



CR[1:0] — COP Timer Rate Select

CR [1:0]	Divide E/215 By	XTAL = 8.0 MHz Timeout -0/+16.4 ms	XTAL = 12.0 MHz Timeout -0/+10.9 ms	XTAL = 16.0 MHz Timeout -0/+8.2 ms
0.0	1	16.384 ms	10.923 ms	8.192 ms
0 1	4	65.536 ms	43.691 ms	32.768 ms
10	16	262.14 ms	174.76 ms	131.07 ms
11	64	1.049 sec	699.05 ms	524.29 ms
	E=	2.0 MHz	3.0 MHz	4.0 MHz

**PACNT** 

#### **Pulse Accumulator Counter**

	Bit 7	6	5	4	3	2	1	Bit 0
\$1027	Bit 7	6	5	4	3	2	1	Bit 0

Readable and writable.

PACTL

#### **Pulse Accumulator Control**

	Bit 7	6	5	4	3	2	1	Bit 0
\$1026	0	PAEN	PAMOD	PEDGE	0	14/05	RTR1	RTR0
RESET:	0	0	0	0	0	0	0	0

Bits 7 and 3 — Not implemented; always read zero

PAEN — Pulse Accumulator System Enable

0 = Pulse Accumulator disabled

1 = Pulse Accumulator enabled

PAMOD — Pulse Accumulator Mode

0 = Event counter

1 = Gated time accumulation

PEDGE — Pulse Accumulator Edge Control

0 = Falling edges, high level enables accumulation

1 = Rising edges, low level enables accumulation

14/O5 — Configure TI4/O5 for Input Capture or Output Compare

0 = OC5 enabled

1 = IC4 enabled

RTR[1:0] — Real-Time Interrupt (RTI) Rate

RTR [1:0]	Divide E By	XTAL = 8.0 MHz	XTAL = 12.0 MHz	XTAL = 16.0 MHz
00	213	4.096 ms	2.731 ms	2.048 ms
01	214	8.192 ms	5.461 ms	4.096 ms
10	215	16.384 ms	10.923 ms	8.192 ms
11	216	32.768 ms	21.845 ms	16.383 ms
L	E=	2.0 MHz	3.0 MHz	4.0 MHz



#### **PORTA**

#### Port A Data

	Bit 7	6	5	4	3	2	1	Bit 0
\$1000	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
RESET:	HiZ	0	0	0	HiZ	HiZ	HiZ	HiZ
Alt. Pin	541							
Func.:	PAI	OC2	OC3	OC4	OC5/IC4	IC1	IC2	IC3
And/or:	OC1	OC1	OC1	OC1	OC1			_

#### **PORTB**

#### Port B Data

	Bit 7	6	5	4	3	2	1	Bit 0
\$1004	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
S. Chip or Boot: RESET:	PB7	PB6 0	PB5 0	PB4 0	PB3	PB2	PB1	PB0
Expan.	ADDR	ADDR		ADDR	ADDR	ADDR	ADDR	ADDR
or Test:	15	14	13	12	11	10	9	8

#### PORTC

#### Port C Data

	Bit 7	6	5	4	3	2	1	Bit 0
\$1006	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
S. Chip or Boot:	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
RESET:	0	0	0	0	0	0	0	0
Expan.	DATA				DATA	DATA	DATA	DATA
or Test:	7	6	5	4	3	2	1	0

#### **PORTD**

#### Port D Data

_	Bit 7	6	5	4	3	2	1	Bit 0
\$1008	0	0	PD5	PD4	PD3	PD2	PD1	PD0
RESET:	0	0	0	0	0	0	0	0
Alt. Pin Func.:		_	<u>ss</u>	SCK	MOSI	MISO	TxD	RxD



#### Port E Data

	Bit 7	6	5	4	3	2	1	Bit 0
\$100A	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
RESET:	U	U	U	U	U	U	U	U
Alt. Pin Func.:	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0

#### **PORTF**

#### Port F Data

	Bit 7	6	5	4	3	2	1	Bit 0
\$1005	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
RESET:	0	0	0	0	0	0	0	0

Alt. Pin

Func.: ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 ADDR2 ADDR1 ADDR0

#### **PORTG**

#### Port G Data

	Bit 7	6	5	4	3	2	1	Bit 0
\$1002	PG7	PG6	PG5	PG4	PG3	PG2	PG1	PG0
RESET:	0	0	0	0	0	0	0	0
Alt. Pin Func.:	R/W		XA18	XA17	XA16	XA15	XA14	XA13

PG7 performs  $R/\overline{W}$  in expanded and special test modes.



#### **PPROG**

#### **EEPROM Programming Control**

	Bit 7	6	5	4	3	2	1	Bit 0
\$103B	ODD	EVEN	0	BYTE	ROW	ERASE	EELAT	EEPGM
RESET:	0	0	0	0	0	0	0	

ODD — Program Odd Rows in Half of EEPROM (TEST)

EVEN — Program Even Rows in Half of EEPROM (TEST)

Bit 5 — Not Implemented

BYTE — Byte/Other EEPROM Erase Mode

0 = Row or bulk erase mode used

1 = Erase only one byte of EEPROM

ROW — Row/All EEPROM Erase Mode (only valid when BYTE = 0)

0 = All 512 bytes of EEPROM erased

1 = Erase only one 16-byte row of EEPROM

BYTE	ROW	Action
0	0	Bulk Erase (All 512 Bytes)
0	1	Row Erase (16 Bytes)
1	0	Byte Erase
1	1	Byte Erase

ERASE — Erase/Normal Control for EEPROM

0 = Normal read or program mode

1 = Erase mode

**EELAT** — **EEPROM** Latch Control

0 = EEPROM address and data bus configured for normal reads

1 = EEPROM address and data bus configured for programming or erasing

EEPGM — EEPROM Program Command

0 = Program or erase voltage switched off to EEPROM array

1 = Program or erase voltage switched on to EEPROM array



#### SCI Control 1

	Bit 7	6	5	4	3	2	1	Bit 0
\$102C	R8	T8	0	М	WAKE	0	0	0
RESET:	0	0	0	0	0	0	0	0

R8 — Receive Bit 8

If M bit is set, R8 stores the ninth bit in the receive data character.

T8 — Transmit Bit 8

If M bit is set, T8 stores the ninth bit in the transmit data character.

Bit 5 — Not implemented; always reads 0

M — Mode (Select Character Format)

0 = Start bit, 8 data bits, 1 stop bit

1 = Start bit, 9 data bits, 1 stop bit

WAKE — Wake-Up by Address Mark/Idle

0 = Wake-up by IDLE line recognition

1 = Wake-up by address mark (most significant data bit set)

Bits [2:0] — Not implemented; always read 0

SCCR2

#### SCI Control 2

	Bit 7	6	5	4	3	2	1	Bit 0
\$102D	TIE	TCIE	RIE	ILLE	TE	RE	RWU	SBK
RESET:	0	0	0	0	0	0	0	0

TIE — Transmit Interrupt Enable

0 = TDRE interrupts disabled

1 = SCI interrupt requested when TDRE status flag is set

TCIE — Transmit Complete Interrupt Enable

0 = TC interrupts disabled

1 = SCI interrupt requested when TC status flag is set

RIE — Receiver Interrupt Enable

0 = RDRF and OR interrupts disabled

1 = SCI interrupt requested when RDRF flag or the OR status flag is set

ILIE — Idle Line Interrupt Enable

0 = IDLE interrupts disabled

1 = SCI interrupt requested when IDLE status flag is set

TE — Transmitter Enable

0 = Transmitter disabled

1 = Transmitter enabled

RE — Receiver Enable

0 = Receiver disabled

1 = Receiver enabled

RWU — Receiver Wake-Up Control

0 = Normal SCI receiver

1 = Wake-up enabled and receiver interrupts inhibited

SBK — Send Break

0 = Break generator off

1 = Break codes generated as long as SBK = 1



SCDR

#### SCI Data Register

	Bit 7	6	5	4	3	2	1	Bit 0
\$102F	R7/T7	R6/T6	R5/T5	R4/T4	R3/T3	R2/T2	R1/T1	R0/T0

R[7:0]/T[7:0] — Receiver/Transmitter Data Bits [7:0] SCI data is double buffered in both directions.

SCSR

#### SCI Status Register

	Bit 7	6	5	4	3	2	1	Bit 0
\$102E	TDRE	TC	RDRF	IDLE	OR	NF	FE	0
RESET:	1	1	0	0	0	0	0	0

TDRE — Transmit Data Register Empty Flag

This flag is set when SČDR is empty. Člear the TDRE flag by reading SCSR with TDRE set and then writing to SCDR.

0 = SCDR busy

1 = SCDR empty

TC — Transmit Complete Flag

This flag is set when the transmitter is idle (no data, preamble, or break transmission in progress). Clear the TC flag by reading SCSR with TC set and then writing to SCDR.

0 = Transmitter busy

1 = Transmitter idle

RDRF — Receive Data Register Full Flag

This flag is set if a received character is ready to be read from SCDR. Clear the RDRF flag by reading SCSR with RDRF set and then reading SCDR.

0 = SCDR empty

1 = SCDR full

IDLE — Idle Line Detected Flag

This flag is set if the RxD line is idle. Once cleared, IDLE is not set again until the RxD line has been active and becomes idle again. The IDLE flag is inhibited when RWU = 1. Clear IDLE by reading SCSR with IDLE set and then reading SCDR.

0 = RxD line is active

1 = RxD line is idle

OR — Overrun Error Flag

OR is set if a new character is received before a previously received character is read from SCDR. Clear the OR flag by reading SCSR with OR set and then reading SCDR.

0 = No overrun

1 = Overrun detected

NF — Noise Error Flag

NF is set if majority sample logic detects anything other than a unanimous decision. Clear NF by reading SCSR with NF set and then reading SCDR.

0 = Unanimous decision

1 = Noise detected



FE — Framing Error

FE is set when a 0 is detected where a stop bit was expected. Clear the FE flag by reading SCSR with FE set and then reading SCDR.

0 = Stop bit detected

1 = 0 detected

Bit 0 — Not implemented; always reads 0

SPCR

#### Serial Peripheral Control

	Bit 7	6	5	4	3	2	1	Bit 0
\$1028	SPIE	SPE	DWOM	MSTR	CPOL	CPHA	SPR1	SPR0
RESET:	0	0	0	0	0	1	U	U

SPIE — Serial Peripheral Interrupt Enable

0 = SPI interrupts disabled

1 = SPI interrupts enabled

SPE — Serial Peripheral System Enable

0 = SPI off

1 = SPI on

DWOM — Port D Wired-OR Mode Option for SPI Pins PD5–PD2 (See also WOMS bit in SCCR2.)

0 = Normal CMOS outputs

1 = Open-drain outputs

MSTR — Master Mode Select

0 = Slave mode

1 = Master mode

CPOL, CPHA — Clock Polarity, Clock Phase


(Refer to SPI Transfer Format.)

SPR[1:0] — SPI Clock Rate Selects

SPR[1:0]	Divide E Clock By	Frequency at E = 2 MHz (Baud)
00	2	1.0 MHz
01	4	500 kHz
10	16	125 kHz
11	32	62.5 kHz



#### **SPI Transfer Format**





SPDR

#### SPI Data

	Bit 7	6	5	4	3	2	1	Bit 0
\$102A	Bit 7	6	5	4	3	2	1	Bit 0

SPI is double buffered in, single buffered out.

SPSR

#### Serial Peripheral Status

	Bit 7	6	5	4	3	2	1	Bit 0
\$1029	SPIF	WCOL	0	MODF	0	0	0	0
RESET:	0	0	0	0	0	0	0	0

SPIF — SPI Transfer Complete Flag

SPIF is set when an SPI transfer is complete. This bit is cleared by reading SPSR with SPIF set, followed by an SPDR access.

0 = Incomplete SPI transfer

1 = SPI transfer complete

WCOL — Write Collision

WCOL is set when SPDR is written while a transfer is in progress. It is cleared by reading SPSR with WCOL set, followed by an SPDR access.

0 = No write collision

1 = Write collision detected

Bits 5 and [3:0] — Not implemented; always read zero

MODF — Mode Fault (Mode fault terminates SPI operation)

MODF is set when SS is pulled low while MSTR = 1. This bit is cleared by reading SPCR with MODF set, followed by a write to SPCR.

0 = No mode fault detected

1 = Mode fault detected

TCNT

#### **Timer Count**

\$100E	Bit 15	14	13	12	11	10	9	Bit 8	High	TCNT
\$100F	Bit 7	6	5	4	3	2	1	Bit 0	Low	

TCNT resets to \$0000

In normal modes, TCNT is read-only.



TCTL1

#### **Timer Control 1**

	Bit 7	6	5	4	3	2	1	Bit 0
\$1020	OM2	OL2	ОМЗ	OL3	OM4	OL4	OM5	OL5
RESET:	0	0	0	0	0	0	0	0

OM2-OM5 — Output Mode OL2-OL5 — Output Level

OMx	OLx	Action Taken on Successful Compare
0	0	Timer disconnected from output pin logic
0	1	Toggle OCx output line
1	0	Clear OCx output line to 0
1	1	Set OCx output line to 1

#### TCTL2

#### **Timer Control 2**

	Bit 7	6	5	4	3	2	1	Bit 0
\$1021	EDG4B	EDG4A	EDG1B	EDG1A	EDG2B	EDG2A	EDG3B	EDG3A
<b>RESET:</b>	0	0	0	0	0	0	0	0

#### **Timer Control Configuration**

EDGxB	EDGxA	Configuration
0	0	Capture disabled
0	1	Capture on rising edges only
1	0	Capture on falling edges only
1	1	Capture on any edge



TFLG1

#### Timer Interrupt Flag 1

	Bit 7	6	5	4	3	2	1	Bit 0
\$1023	OC1F	OC2F	OC3F	OC4F	14/05F	IC1F	IC2F	IC3F
RESET:	0	0	0	0	0	0	0	0

Clear flags by writing a one to the corresponding bit position(s). OC1F-OC4F — Output Compare x Flag

Set each time the counter matches output compare x value.

14/O5F — Input Capture 4/Output Compare 5 Flag

Set by IC4 or OC5, depending on which function was enabled by I4/O5 of PACTL.

IC1F-IC3F -- Input Capture x Flag

Set each time a selected active edge is detected on the ICx input line.

TFLG2

#### Timer Interrupt Flag 2

	Bit 7	6	5	4	3	2	1	Bit 0
\$1025	TOF	RTIF	PAOVF	PAIF	0	0	0	0
RESET:	0	0	0	0	0	0	0	0

Clear flags by writing a one to the corresponding bit position(s).

TOF — Timer Overflow Flag

Set when TCNT changes from \$FFFF to \$0000

RTIF — Real-Time (Periodic) Interrupt Flag

Set periodically. Refer to RTR1 and RTR0 bits in PACTL register.

PAOVF — Pulse Accumulator Overflow Flag

Set when PACNT changes from \$FF to \$00.

PAIF — Pulse Accumulator Input Edge Flag

Set each time a selected active edge is detected on the PAI input line.

Bits [3:0] — Not implemented; always read zero

T14/05

#### Timer Input Capture 4/Output Compare 5

\$101E	Bit 15	14	13	12	11	10	9	Bit 8	High	TI4/05
\$101F	Bit 7	6	5	4	3	2	1	Bit 0	Low	

All TI4/O5 register pairs reset to ones (\$FFFF).



TIC1-TIC3

#### Timer Input Capture

\$1010	Bit 15	14	13	12	11	10	9	Bit 8	High	TIC1
\$1011	Bit 7	6	5	4	3	2	1	Bit 0	Low	
\$1012	Bit 15	14	13	12	11	10	9	Bit 8	High	TIC2
\$1013	Bit 7	6	5	4	3	2	1	Bit 0	Low	
\$1014	Bit 15	14	13	12	11	10	9	Bit 8	High	TIC3
\$1015	Bit 7	6	5	4	3	2	1	Bit 0	Low	

TICx not affected by reset

#### TMSK1

#### Timer Interrupt Mask 1

	Bit 7	6	5	4	3	2	1	Bit 0	
\$1022	OC1I	OC2I	OC3I	OC4I	14/051	IC1I	IC2I	IC3I	
RESET:	0	0	0	0	0	0	0	0	,

OC1I-OC4I - Output Compare x Interrupt Enable 14/O5I — Input Capture 4 or Output Compare 5 Interrupt Enable IC1I-IC3I — Input Capture x Interrupt Enable

#### TMSK2

#### Timer Interrupt Mask 2

	Bit 7	6	5	4	3	2	1	Bit 0	
\$1024	TOI	RTII	PAOVI	PAII	0	0	PR1	PR0	
RESET:	0	0	0	0	0	0	0	0	•

TOI — Timer Overflow Interrupt Enable

RTII — Real-Time Interrupt Enable
PAOVI — Pulse Accumulator Overflow Interrupt Enable
PAII — Pulse Accumulator Input Edge Interrupt Enable

Bits [3:2] — Not implemented; always read zero PR[1:0] — Timer Prescaler Select

In normal modes, PR1 and PR0 can only be written once, and the write must occur within 64 cycles after reset.

PR[1:0]	Prescaler
0 0	1
0 1	4
10	8
11	16



# Freescale Semiconductor, Inc. TOC1-TOC4


#### **Timer Output Compare**

\$1016	Bit 15	14	13	12	11	10	9	Bit 8	High	TOC1
\$1017	Bit 7	6	5	4	3	2	1	Bit 0	Low	
\$1018	Bit 15	14	13	12	11	10	9	Bit 8	High	TOC2
\$1019	Bit 7	6	5	4	3	2	1	Bit 0	Low	
\$101A	Bit 15	14	13	12	11	10	9	Bit 8	High	TOC3
\$101B	Bit 7	6	5	4	3	2	1	Bit 0	Low	
\$101C	Bit 15	14	13	12	11	10	9	Bit 8	High	TOC4
\$101D	Bit 7	6	5	4	3	2	1	Bit 0	Low	

All TOCx register pairs reset to ones (\$FFFF).



# Freescale Semiconductor, Inc. MC68HC11F1 Pin Assignments





#### Hexadecimal and Decimal Conversion

How to Use:

Conversion to Decimal: Find the decimal weights for corresponding hexadecimal characters beginning with the least significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.

Conversion to Hexadecimal: Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most significant. Subtract the decimal value found from the decimal number to be converted. With the difference, repeat the process to find subsequent hexadecimal characters.

15	By	te	8	7	Ву	Byte		
15 C	15 Char 12 11 C		nar 8 7 Ch		ar 4	3 Ch	ar O	
Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	
0	0	0	0	0	0	0	0	
1	4,096	1	256	1	16	1	1	
2	8,192	2	512	2	32	2	2	
3	12,288	3	768	3	48	3	3	
4	16,384	4	1,024	4	64	4	4	
5	20,480	5	1,280	5	80	5	5	
6	24,576	6	1,536	6	96	6	6	
7	28,672	7	1,792	7	112	7	7	
8	32,768	8	2,048	8	128	8	8	
9	36,864	9	2,304	9	144	9	9	
Α	40,960	Α	2,560	Α	160	Α	10	
В	45,056	В	2,816	В	176	В	11	
С	49,152	С	3,072	С	192	С	12	
D	53,248	D	3,328	D	208	D	13	
E	57,344	E	3,584	E	224	E	14	
F	61,440	F	3,840	F	240	F	15	



	ASCII	CHAF	RACTE	R SE	T (7-	Bit Co	ode)	
M S Digit		1	2	3	4	5	6	7
LS Digit								
0123456789ABCDEF	NO STEEN BELFERS SI	DLE DC1 DC2 DC4 NAYN ETB CAM ESS FS RS US	P # # # % & - ( ) + +	0123456789··; v = ^?	@∢ぬいひш⊩のエーンメーを20	P Q R S T U V W X Y Z [ \ ] ^	· abcdefghijk-Eno	pqrstuvwxyz{-}~DEL







# PROGRAMMING MODEL CRYSTAL DEPENDENT TIMING INTERRUPTS

MEMORY MAP OPCODE MAPS

INSTRUCTIONS
ADDRESSING MODES
EXECUTION TIMES
SPECIAL OPERATIONS

REGISTER AND CONTROL BIT ASSIGNMENTS

MECHANICAL DATA HEX/DEC CONVERSION ASCII CHART



PROGRAMMING MODEL CRYSTAL DEPENDENT TIMING INTERRUPTS

MEMORY MAP OPCODE MAPS


INSTRUCTIONS
ADDRESSING MODES
EXECUTION TIMES
SPECIAL OPERATIONS

REGISTER AND CONTROL BIT ASSIGNMENTS

MECHANICAL DATA HEX/DEC CONVERSION ASCII CHART



# Freescale Semiconductor, Inc. Block Diagram





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### **Literature Distribution Centers:**

**USA: Motorola Literature Distribution** 

P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre

88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.

4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.

Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate,

Tai Po, N.T., Hong Kong.

