
MC68HC11D3 MC68HC711D3

PROGRAMMING REFERENCE GUIDE





*PA6 and PA4 not bonded in 40 pin DIP



PROGRAMMING MODEL CRYSTAL DEPENDENT TIMING INTERRUPTS

MEMORY MAP OPCODE MAPS

INSTRUCTIONS
ADDRESSING MODES
EXECUTION TIMES
SPECIAL OPERATIONS

REGISTER AND CONTROL BIT ASSIGNMENTS

MECHANICAL DATA HEX/DEC CONVERSION ASCII CHART

© MOTOROLA, INC 1991




PROGRAMMING MODEL CRYSTAL DEPENDENT TIMING INTERRUPTS

MEMORY MAP OPCODE MAPS

INSTRUCTIONS
ADDRESSING MODES
EXECUTION TIMES
SPECIAL OPERATIONS

REGISTER AND CONTROL BIT ASSIGNMENTS

MECHANICAL DATA HEX/DEC CONVERSION ASCII CHART **PROGRAMMING MODEL**



HALF CARRY (FROM BIT 3)

I.INTERRUPT MASK

X-INTERRUPT MASK

For More Information On This Product, Go to: www.freescale.com

15

ည

S

≚

5

2

5

15

S



CRYSTAL DEPENDENT TIMING SUMMARY

		Common Xtal F	Common Xtal Frequencies (others could be used)	could be used)
	Selected Crystal	2 ²³ Hz 8.389 MHz	8.0 MHz	4.0 MHz
CPU Clock	(E)	2.1 MHz	2.0 MHz	1.0 MHz
Cycle Time	(1/E)	477 ns	500 ns	1000 ns
Periodic (RTI) Interrupt Rates	RTR_ 1 0			
(E/213)	0 0	3.91 ms	4.10 ms	8.19 ms
(E/2 ¹⁴)	0 1	7.81 ms	8.19 ms	16.38 ms
(E/215)	1 0	15.62 ms	16.38 ms	32.77 ms
(E/2 ¹⁶)	-	31.25 ms	32.77 ms	65.54 ms
SPI Bit Rates (baud)	SPR_ 1 0			, -
(E/2)	0 0	1.05 MHz	1.0 MHz	200 K
(E/4)	0 1	524 K	500 K	250 K
(E/16)	1 0	131 K	125 K	62.5 K
(E/32)	1 1	65.5 K	62.5 K	31.25 K



is table	eesc le mole	ale Sen ∠ "	icondu × ~	etor, In × –	uo ((
shown in th	tes are simp	— 62.40 K 488.3	 20.8 K 162.8	— 15.6 K 122.1	common 4800 37.56
Only the max and min baud rates are shown in this table	(SCR2-0=000 or 111). Additional rates are simple multiples of 2 from min to max.	— 124.80 K 976.6	— 41.6 K 325.5	— 31.2 K 244.1	common 9600 75
Only the max and	(SCR2-0 = 000 or 111). Additibles of 2 from min to max.	custom 131.07 K 1024	— 43.691 K 341.3	custom 32.768 K 256	— 10.082 K 78.77
	0	0 -	0	0	0
6	SCR_	0 -	0 -	0	0
itrol Bits	2	0	0	0	0
Cont	0	0	-	0	1
	SCP_1	0	0	1	1
	SCI Baud Rates	(E/1) (pre out/16) (pre out/2048)	(E/3) (pre out/16) (pre out/2048)	(E/4) (pre out/16) (pre out/2048)	(E/13) (pre out/16) (pre out/2048)

M		
	_	

		Common Xtal F	Common Xtal Frequencies (others could be used)	could be used)
	Selected Crystal	2 ²³ Hz 8.389 MHz	8.0 MHz	4.0 MHz
CPU Clock	(E)	2.1 MHz	2.0 MHz	1.0 MHz
Cycle Time	(1/E)	477 ns	500 ns	1000 ns
COP Watchdog Timeout Rates	CR_ 1 0			
(E/215)	0 0	15.625 ms	16.384 ms	32.768 ms
(E/2 ¹⁷)	0 1	62.5 ms	65.536 ms	131.07 ms
(E/2 ¹⁹)	1 0	250 ms	262.14 ms	524.29 ms
$(E/2^{21})$	1 1	1.s	1.049 s	2.1 s
(E/215)	Timeout Tolerance (– 0 ms/ +)	15.6 ms	16.4 ms	32.8 ms
Pulse Accum	Pulse Accumulator (in gated mode)			
(E/2 ⁶) (E/2 ¹⁴)	1 count – overflow –	30.52 µs 7.80 ms	32 µs 8.19 ms	64 μs 16.38 ms



<u>eesc</u>	aie 5	<u>CII</u>	110	onat	101	or, ir	IC.		
	1.0 µs	65.54 ms		4.0 µs 262.1 ms		8.0 µs 524.3 ms		16.0 µs	0.040.1
	500 ns	32.77 ms		2.0 µs 131.1 ms		4.0 µs 262.1 ms		8.0 µs	61110.420
	477 ns	31.25 ms		1.91 µs 125 ms		3.81 µs 250 ms		7.63 µs	5 0.0
0	0		-		0		-		
-	0		0		_		-		
PR									
		overflow –		1 count – overflow –		1 count – overflow –		1 count – overflow –	
Main Timer Count Rates	(E/1)	(E/210)		(E/4) (E/2 ¹⁸)		(E/8) (E/2 ¹⁹)		(E/16) (E/2 ²⁰)	



Interrupt Vector Assignments

				1
Vector Address	Interrupt Source	CC Register Mask	Local Mask	
FFC0, C1	Reserved	_	_	
FFD4, D5 FFD6, D7	Reserved SCI Serial System	— I Bit	— See Table	
FFDA, DB	Pulse Accumulator Input Edge Pulse Accumulator Overflow	I Bit I Bit I Bit I Bit	SPIE PAII PAOVI TOI	EQUIATO :
FFE0, E1 FFE2, E3 FFE4, E5 FFE6, E7	Timer Input Capture 4/Output Compare 5 Timer Output Compare 4 Timer Output Compare 3 Timer Output Compare 2	I Bit I Bit I Bit I Bit	14051 OC41 OC31 OC21	, i
	Timer Input Capture 3 Timer Input Capture 2	l Bit l Bit l Bit l Bit	OC1I IC3I IC2I IC1I	
FFF2, F3	Real-Time Interrupt IRO (External Pin) SEE HPRIO REGISTER FOR HIGHEST PRIORITY	Bit Bit -BIT SOU	RTII None RCE	
FFF4, F5 FFF6, F7	XIRQ Pin (Pseudo Nonmaskable Interrupt) SWI	X Bit None	None None	
FFF8, F9 FFFA, FB FFFC, FD FFFE, FF		None None None None	None NOCOP CME None	,


SCI Serial System Interrupts

Interrupt Cause	Local Mask
Receive Data Register Full	RIE
Receiver Overrun	RIE
Idle Line Detected	ILIE
Transmit Data Register Empty	TIE
Transmit Complete	TCIE



1000 8 1001 9 1010 A 1101 B 1110 C 1111 F							\dashv	\dashv		0111 7	0110	0101	0100	0011	0010	0001	0000	LSB	MSB			
	0	F SEI	E CLI	D SEC	C CLC	B SEV	A CLV	9 DEX	8 INX	7 TPA	6 TAP	5 ASLD	4 LSRD	3 FDIV	2 IDIV	1 NOP	0 TEST	0	B 0000	Ī		
	1	BRCLR	BRSET	BCLR	BSET	ABA	PG 3	DAA	PG 2	TBA	TAB	BCLR	BSET	BRCLR	BRSET	CBA	SBA	1	0001	Ž		
	2	BLE	BGT	BLT	BGE	вмі	BPL	BVS	BVC	BEQ	BNE	BCS	ВСС	BLS	вні	BRN	BRA.	2	0010	REL		ב כ
	3	SWI	WAI	MUL	PSHX	RTI	ABX	RTS	PULX	PSHB	PSHA	TXS	DES	PULB	PULA	SNI	XST	3	0011	Ī	OPCC	
	4																	4	0100	ACCA	OPCODE WAP (PAGE I)	
	5	CLR		TST	INC		DEC	ROL	ASL	ASR	ROR		LSR	сом			NEG	5	0101	АССВ	Ar (r	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	6	.R	JMP	15	С		C.)L	3L	iR)R		R	M			G	6	0110	IND,X	AGE	200
	7		ΛP															7	0111	EXT	1)	2
	8	XGDX		BSR														8	1000	MM		
	9		LDS		СРХ									SUBD				9	1001	DIR	ACCA	
	Α	STS	S	JSR	×					STA				BD				Α	1010	IND,X	CA	
	В					ADD	ORA	ADC	EOR		LDA	ВІТ	AND		SBC	CMP	SUB	В	1011	ЕХТ		
	С	STOP		PG 4		Ď	A A)C)R		A	T	D		3C	ΛP	JB	С	1100	IMM	,	
	D		רנ		רנ									ADDD				D	1101	DIR	АССВ	
	Е	STX	LDX	STD	LDD					STA				DD				E	1110	IND,X	СВ	
	F																	F	1111	EXT		
		1	1		<u> </u>	1				1		1	1	1		_	1	_				





NP

				0	ŀ		2	3	4	5	9	7	8	6	⋖	В	C	ć	u	, 4	1
	EXT	1111	L																		щ
gg	IND,Y	1110	ы	SUB	CMP		SBC	ADDD	AND	BIT	LDA	STA	EOR	ADC	ORA	ADD	QQT	STD		STY	E
ACCB	DIR	1101	٥																\ \ !	3	D
	MM	1100	ပ																		၁
	EXT	1011	8																		В
Ą	ND,Y	1010	∢	SUB	CMP		SBC	SUBD	AND	ВІТ	PDA	STA	EOR	ADC	ORA	ADD		JSR	SOI	STS	Ą
ACCA	DIR	1001	6														CPY				6
	MMI	1000	8																	XGDX	8
		0111	7																		7
E 2/ (10 XX)	ND,Y	0110	9	NEG				COM	LSR		ROR	ASR	ASL	ROL	DEC		INC	TST	JMP	CLR	9
		0101	2																		5
T L		0100	4																		4
Z Z	HNI	0011	3	TSY						TYS			PULY		ABY		PSHY				3
OF CODE INAT (FAG		0010	2																		2
5		0001	-														BSET	BCLR	BRSET	BRCLR	-
	Ξ	0000	0										N≺	DEY							0
L	7	MSB	7	0	-	6	1 (γ	4	5	9	7	8	6	۷	В	C	D	E	Ŧ	
			LSB	0000	0001	0010		1100	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	

For More Information On This Product, Go to: www.freescale.com Y, QNI



			F	re	0	56	2 2	او	4	<u>و</u>	9	, e	Ðľ ∞	6	₩	B	O O	<u>_</u>	E	ь Б	
			1111	ч																	F
	ACCB	X'QNI	1110	Ε															LDY	STY	Е
	AC		1101	D																	Q
			1100	ပ																	၁
		EXT	1011	В																	В
	ACCA	IND,X	1010	A				СРD									СРҮ				A
	AC	DIR	1001	6				IJ													6
		Σ N N	1000	8																	8
7	X		0111	7																	7
~~~!	E 3/ (IMAX)		0110	9																	9
いこして	つ山りた		0101	5																	5
			0100	4																	4
	7 2 3		1100	3																	3
			0010	2																	2
•			1000	1																	1
			0000	0																	0
			MSB		0	1	2	3	4	2	9	7	8	6	٧	В	ე	a	Ш	ш	
				LSB	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	



	F	re	es	Ç	티	<b>e</b> 2	Se	ĒΪ	S I	<b>G</b> 9	Δú	d	C C	₹	B	ပ		L L	ш	1
		1111	u.																	F
ACCB	ND,Y	1110	Э															XQ1	STX	E
AC		1101	۵																	D
		1100	၁																	Э
		1011	8																	В
ACCA	ND,Y	1010	٧				CPD									CPX				А
AC		1001	6																	6
		1000	8																	8
		0111	7																	7
4)(CDxx)		0110	9																	9
GE 4)		0101	2																	9
<b>OPCODE MAP (PAGE</b>		0100	4																	4
E MA		0011	3																	3
PCOD		0010	2																	2
0		1000	-																	1
		0000	0																	0
		MSB		0	1	2	3	4	2	9	7	8	6	А	В	2	a	Е	H.	
		_	LSB	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	



### Freescalle//SlefmilBANGUESor, Inc.

Mnemonic	Opcode	Cycles
BRA	20	3
BRN	21	3
BSR	8D	7

### SIMPLE CONDITIONAL BRANCHES

Test	True	Opcode	False	Opcode
N = 1	вмі	2B	BPL	2A
Z = 1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

### **SIGNED CONDITIONAL BRANCHES**

Test	True	Opcode	False	Opcode
r>m	BGT	2E	BLE	2F
r≥m	BGE	2C	BLT	2D
r=m	BEQ	27	BNE	26
r≤m	BLE	2F	BGT	2E
r <m< th=""><th>BLT</th><th>2D</th><th>BGE</th><th>2C</th></m<>	BLT	2D	BGE	2C

### **UNSIGNED CONDITIONAL BRANCHES**

Test	True	Opcode	False	Opcode
r>m	ВНІ	22	BLS	23
r≥m	BHS/BCC	24	BLO/BCS	25
r = m	BEQ	27	BNE	26
r≤m	BLS	23	BHI	22
r <m< th=""><th>BLO/BCS</th><th>25</th><th>BHS/BCC</th><th>24</th></m<>	BLO/BCS	25	BHS/BCC	24

### **BIT MANIPULATION BRANCHES**

BRCLR — Branch if all selected bits are clear (opcode) (operand addr) (mask) (rel offset).

M•mm = 0? M = operand in memory; mm — mask

BRSET — Branch if all selected bits are set (opcode) (operand addr) (mask) (rel offset).

 $(\overline{M})$ •mm = 0? M = operand in memory; mm mask



# Opcode vs instruction Cross Reference

	- Posta to motifaction cross freference				
Opcode	Operands	Instruction	ADDR Mode	Cycle	
00 01 02 03		TEST NOP IDIV FDIV	INH INH INH INH		
04 05 06 07		LSRD ASLD/LSLD TAP TPA	INH INH INH INH	3 3 2 2	
08 09 0A 0B		INX DEX CLV SEV	INH INH INH INH	3 3 2 2	
0C 0D 0E 0F		CLC SEC CLI SEI	INH INH INH INH	2 2 2 2	
10 11 12	dd mm rr	SBA CBA BRSET (opr) (msk)	INH INH DIR	2 2 6	
13	dd mm rr	(rel) BRCLR (opr) (msk) (rel)	DIR	6	
14	dd mm	BSET (opr)	DIR	6	
15	dd mm	(msk) BCLR (opr) (msk)	DIR	6	
16 17		TAB TBA	INH INH	2 2	
18 19 1A		(Page 2 Switch) DAA (Page 3 Switch)	INH	2	
1B		ABA	INH	2	
1C	ff mm	BSET (opr) (msk)	IND,X	7	
1D	ff mm	BCLR (opr)	IND,X	7	
1E	ff mm rr	(msk) BRSET (opr) (msk)	IND,X	7	
1F	ff mm rr	(rel) BRCLR (opr) (msk) (rel)	IND,X	7	



# Opcode vs instruction Cross Reference

Opcode	Operands	Instruction	ADDR Mode	Cycle
20	rr	BRA (rel)	REL	3
21	rr	BRN (rel)	REL	3
22	rr	BHI (rel)	REL	3
23	rr	BLS (rel)	REL	3
24	rr	BCC/BHS (rel)	REL	3
25	rr	BCS/BLO (rel)	REL	3
26	rr	BNE (rel)	REL	3
27	rr	BEQ (rel)	REL	3
28	rr	BVC (rel)	REL	3
29	rr	BVS (rel)	REL	3
2A	rr	BPL (rel)	REL	3
2B	rr	BMI (rel)	REL	3
2C 2D 2E 2F	rr rr rr	BGE (rel) BLT (rel) BGT (rel) BLE (rel)	REL REL REL REL	3 3 3 3
30		TSX	INH	3
31		INS	INH	3
32		PULA	INH	4
33		PULB	INH	4
34		DES	INH	3
35		TXS	INH	3
36		PSHA	INH	3
37		PSHB	INH	3
38		PULX	INH	5
39		RTS	INH	5
3A		ABX	INH	3
3B		RTI	INH	12
3C		PSHX	INH	4
3D		MUL	INH	10
3E		WAI	INH	14
3F		SWI	INH	14
40		NEGA	INH	2
43		COMA	INH	2
44		LSRA	INH	2
46		RORA	INH	2
47		ASRA	INH	2
48		ASLA/LSLA	INH	2
49		ROLA	INH	2
4A		DECA	INH	2
4C		INCA	INH	2
4D		TSTA	INH	2
4F		CLRA	INH	2
50		NEGB	INH	2



# Freescale Semiconductor, Inc. Opcode vs Instruction Cross Reference

Opcode	Operands	Instruction	ADDR Mode	Cycle
53		COMB	INH	2
54		LSRB	INH	2
56		RORB	INH	2
57		ASRB/ASLB	INH	2
58		LSLB	17 H	2
59		ROLB	17 H	2
5A		DECB	17 H	2
5C		iNCB	17 H	2
5D 5F 60 63	ff ff	TSTB CLRB NEG (opr) COM (opr)	INH INH IND,X IND,X	2 2 6 6
64	ff	LSR (opr)	IND,X	6666
66	ff	ROR (opr)	IND,X	
67	ff	ASR (opr)	IND,X	
68	ff	ASL/LSL (opr)	IND,X	
69	ff	ROL (opr)	IND,X	6666
6A	ff	DEC (opr)	IND,X	
6C	ff	INC (opr)	IND,X	
6D	ff	TST (opr)	IND,X	
6E	ff	JMP (opr)	IND,X	3
6F	ff	CLR (opr)	IND,X	6
70	hh II	NEG (opr)	EXT	6
73	hh II	COM (opr)	EXT	6
74	hh II	LSR (opr)	EXT	6666
76	hh II	ROR (opr)	EXT	
77	hh II	ASR (opr)	EXT	
78	hh II	ASL/LSL (opr)	EXT	
79	hh II	ROL (opr)	EXT	6666
7A	hh II	DEC (opr)	EXT	
7C	hh II	INC (opr)	EXT	
7D	hh II	TST (opr)	EXT	
7E	hh II	JMP (opr)	EXT	3
7F	hh II	CLR (opr)	EXT	6
80	ii	SUBA (opr)	IMM	2
81	ii	CMPA (opr)	IMM	2
82	ii	SBCA (opr)	IMM	2
83	jj kk	SUBD (opr)	IMM	4
84	ii	ANDA (opr)	IMM	2
85	ii	BITA (opr)	IMM	2
86 88 89 8A	ii ii ii ii	LDAA (opr) EORA (opr) ADCA (opr) ORAA (opr)	IMM IMM IMM	2 2 2 2



# Freescale Semiconductor, Inc. Opcode vs Instruction Cross Reference

Opcode	Operands	Instruction	ADDR Mode	Cycle
8B	ii	ADDA (opr)	IMM	2
8C	jj kk	CPX (opr)	IMM	4
8D	rr	BSR (rel)	REL	6
8E	jj kk	LDS (opr)	IMM	3
8F 90 91 92	dd dd dd	XGDX SUBA (opr) CMPA (opr) SBCA (opr)	INH DIR DIR DIR	3 3 3 3
93	dd	SUBD (opr)	DIR	5
94	dd	ANDA (opr)	DIR	3
95	dd	BITA (opr)	DIR	3
96	dd	LDAA (opr)	DIR	3
97	dd	STAA (opr)	DIR	3
98	dd	EORA (opr)	DIR	3
99	dd	ADCA (opr)	DIR	3
9A	dd	ORAA (opr)	DIR	3
9B	dd	ADDA (opr)	DIR	3
9C	dd	CPX (opr)	DIR	5
9D	dd	JSR (opr)	DIR	5
9E	dd	LDS (opr)	DIR	4
9F	dd	STS (opr)	DIR	4
A0	ff	SUBA (opr)	IND,X	4
A1	ff	CMPA (opr)	IND,X	4
A2	ff	SBCA (opr)	IND,X	4
A3	ff	SUBD (opr)	IND,X	6
A4	ff	ANDA (opr)	IND,X	4
A5	ff	BITA (opr)	IND,X	4
A6	ff	LDAA (opr)	IND,X	4
A7	ff	STAA (opr)	IND,X	4
A8	ff	EORA (opr)	IND,X	4
A9	ff	ADCA (opr)	IND,X	4
AA	ff	ORAA (opr)	IND,X	4
AB	ff	ADDA (opr)	IND,X	4
AC	ff	CPX (opr)	IND,X	6
AD	ff	JSR (opr)	IND,X	6
AE	ff	LDS (opr)	IND,X	5
AF	ff	STS (opr)	IND,X	5
B0	hh II	SUBA (opr)	EXT	4
B1	hh II	CMPA (opr)	EXT	4
B2	hh II	SBCA (opr)	EXT	4
B3	hh II	SUBD (opr)	EXT	6
B4	hh II	ANDA (opr)	EXT	4
B5	hh II	BITA (opr)	EXT	4
B6	hh II	LDAA (opr)	EXT	4



# Freescale Semiconductor, Inc. Opcode vs Instruction Cross Reference

Opcode	Operands	Instruction	ADDR Mode	Cycle
B7	hh II	STAA (opr)	EXT	4
B8	hh II	EORA (opr)	EXT	4
B9	hh II	ADCA (opr)	EXT	4
BA	hh II	ORAA (opr)	EXT	4
BB	hh II	ADDA (opr)	EXT	4
BC	hh II	CPX (opr)	EXT	6
BD	hh II	JSR (opr)	EXT	6
BE	hh II	LDS (opr)	EXT	5
BF	hh II	STS (opr)	EXT	5
C0	ii	SUBB (opr)	IMM	2
C1	ii	CMPB (opr)	IMM	2
C2	ii	SBCB (opr)	IMM	2
C3	jj kk	ADDD (opr)	IMM	4
C4	ii	ANDB (opr)	IMM	2
C5	ii	BITB (opr)	IMM	2
C6	ii	LDAB (opr)	IMM	2
C8 C9 CA CB	ii ii ii ii	EORB (opr) ADCB (opr) ORAB (opr) ADDB (opr)	IMM IMM IMM	2 2 2 2
CC CD CE CF	jj kk jj kk	LDD (opr) (Page 4 Switch) LDX (opr) STOP	IMM IMM INH	3 3 2
D0	dd	SUBB (opr)	DIR	3
D1	dd	CMPB (opr)	DIR	3
D2	dd	SBCB (opr)	DIR	3
D3	dd	ADDD (opr)	DIR	5
D4	dd	ANDB (opr)	DIR	3
D5	dd	BITB (opr)	DIR	3
D6	dd	LDAB (opr)	DIR	3
D7	dd	STAB (opr)	DIR	3
D8	dd	EORB (opr)	DIR	3
D9	dd	ADCB (opr)	DIR	3
DA	dd	ORAB (opr)	DIR	3
DB	dd	ADDB (opr)	DIR	3
DC	dd	LDD (opr)	DIR	4
DD	dd	STD (opr)	DIR	4
DE	dd	LDX (opr)	DIR	4
DF	dd	STX (opr)	DIR	4
E0	ff	SUBB (opr)	IND,X	4
E1	ff	CMPB (opr)	IND,X	4
E2	ff	SBCB (opr)	IND,X	4
E3	ff	ADDD (opr)	IND,X	6



# Freescale Semiconductor, Inc. Opcode vs Instruction Cross Reference

Opcode	Operands	Instruction	ADDR Mode	Cycle
E4 E5 E6 E7	ff ff ff	ANDB (opr) BITB (opr) LDAB (opr) STAB (opr)	IND,X IND,X IND,X IND,X	4 4 4
E8 E9 EA EB	ff ff ff	EORB (opr) ADCB (opr) ORAB (opr) ADDB (opr)	IND,X IND,X IND,X IND,X	4 4 4 4
EC ED EE EF	ff ff ff ff	LDD (opr) STD (opr) LDX (opr) STX (opr)	IND,X IND,X IND,X IND,X	5 5 5 5
F0 F1 F2 F3	hh II hh II hh II hh II	SUBB (opr) CMPB (opr) SBCB (opr) ADDD (opr)	EXT EXT EXT EXT	4 4 6
F4 F5 F6 F7	hh II hh II hh II hh II	ANDB (opr) BITB (opr) LDAB (opr) STAB (opr)	EXT EXT EXT EXT	4 4 4
F8 F9 FA FB	hh II hh II hh II hh II	EORB (opr) ADCB (opr) ORAB (opr) ADDB (opr)	EXT EXT EXT EXT	4 4 4 •
FC FD FE FF	hh II hh II hh II hh II	LDD (opr) STD (opr) LDX (opr) STX(opr)	EXT EXT EXT EXT	5 5 5 5
18 08 18 09 18 1C	ff mm	INY DEY BSET (opr) (msk) BCLR (opr)	INH INH IND,Y IND,Y	4 4 8 8
18 1E	ff mm rr	(msk) BRSET (opr) (msk)	IND,Y	8
18 1F	ff mm rr	(rel) BRCLR (opr) (msk) (rel)	IND,Y	8
18 30 18 35 18 38 18 3A		TSY TYS PULY ABY	INH INH INH INH	4 4 6 4



## Opcode vs Instruction Cross Reference

Opcode	Operands	Instruction	ADDR Mode	Cycle
18 3C 18 60 18 63 18 64	ff ff ff	PSHY NEG (opr) COM (opr) LSR (opr)	INH IND,Y IND,Y IND,Y	5 7 7 7
18 66	ff	ROR (opr)	IND,Y	7
18 67	ff	ASR (opr)	IND,Y	7
18 68	ff	ASL/LSL (opr)	IND,Y	7
18 69	ff	ROL (opr)	IND,Y	7
18 6A	ff	DEC (opr)	IND,Y	7
18 6C	ff	INC (opr)	IND,Y	7
18 6D	ff	TST (opr)	IND,Y	7
18 6E	ff	JMP (opr)	IND,Y	4
18 6F 18 8C 18 8F 18 9C	ff jj kk dd	CLR (opr) CPY (opr) XGDY CPY (opr)	IND,Y IMM INH DIR	7 5 4 6
18 A0 18 A1 18 A2 18 A3	ff ff ff ff	SUBA (opr) CMPA (opr) SBCA (opr) SUBD (opr)	IND,Y IND,Y IND,Y IND,Y	5 5 7
18 A4	ff	ANDA (opr)	IND,Y	5 5 5 5
18 A5	ff	BITA (opr)	IND,Y	
18 A6	ff	LDAA (opr)	IND,Y	
18 A7	ff	STAA (opr)	IND,Y	
18 A8	ff	EORA (opr)	IND,Y	5 5 5 5
18 A9	ff	ADCA (opr)	IND,Y	
18 AA	ff	ORAA (opr)	IND,Y	
18 AB	ff	ADDA (opr)	IND,Y	
18 AC 18 AD 18 AE 18 AF	ff ff ff	CPY (opr) JSR (opr) LDS (opr) STS (opr)	IND,Y IND,Y IND,Y IND,Y	7 7 6 6
18 BC	hh II	CPY (opr)	EXT	7
18 CE	jj kk	LDY (opr)	IMM	4
18 DE	dd	LDY (opr)	DIR	5
18 DF	dd	STY (opr)	DIR	5
18 E0	ff	SUBB (opr)	IND,Y	5
18 E1	ff	CMPB (opr)	IND,Y	5
18 E2	ff	SBCB (opr)	IND,Y	5
18 E3	ff	ADDD (opr)	IND,Y	5
18 E4	ff	ANDB (opr)	IND,Y	5
18 E5	ff	BITB (opr)	IND,Y	5
18 E6	ff	LDAB (opr)	IND,Y	5
18 E7	ff	STAB (opr)	IND,Y	5



# Opcode vs Instruction Cross Reference

Opcode	Operands	Instruction	ADDR Mode	Cycle
18 E8	ff	EORB (opr)	IND,Y	5
18 E9	ff	ADCB (opr)	IND,Y	5
18 EA	ff	ORAB (opr)	IND,Y	5
18 EB	ff	ADDB (opr)	IND,Y	5
18 EC 18 ED 18 EE 18 EF	ff ff ff ff	LDD (opr) STD (opr) LDY (opr) STY (opr)	IND,Y IND,Y IND,Y IND,Y	6 6 6
18 FE	hh II	LDY (opr)	EXT	6
18 FF	hh II	STY (opr)	EXT	6
1A 83	jj kk	CPD (opr)	IMM	5
1A 93	dd	CPD (opr)	DIR	6
1A A3	ff	CPD (opr)	IND,X	7
1A AC	ff	CPY (opr)	IND,X	7
1A B3	hh II	CPD (opr)	EXT	7
1A EE	ff	LDY (opr)	IND,X	6
1A EF	ff	STY (opr)	IND,X	6
CD A3	ff	CPD (opr)	IND,Y	7
CD AC	ff	CPX (opr)	IND,Y	7
CD EE	ff	LDX (opr)	IND,Y	6
CD EF	ff	STX (opr)	IND,Y	6

### NOTES:

Operands:

11

dd = 8-bit direct address \$0000-\$00FF. (High byte as-

sumed to be \$00).

ff = 8-bit positive offset \$00 (0) to \$FF (255) added to

index.

hh = High-order byte of 16-bit extended address

ii = One byte of immediate data.

jj = High-order byte of 16-bit immediate data.
 kk = Low-order byte of 16-bit immediate data.

= Low-order by te of 16-bit extended address.

mm = 8-bit mask (set bits to be effective).

rr = Signed relative offset \$80 ( 128) to \$7F ( 127).
Offset relative to the address following the ma-

chine code offset byte.



INSTRUCTIONS, ADDRESSING MODES, AND EXECUTION TIMES

Source Form(s)	Operation	Boolean	Addressing Mode for	Mach (Hex	Machine Coding (Hexadecimal)	ytes	Acjes	Condition Codes
			Operand	Opcode	Operand(s)	8	၁	SXHINZVC
ABA	Add Accumulators	A+B D	HNI	18		-	2	44
ABX	Add B to X	IX + 00:B ♦ IX	INI	3A		-	3	
ABY	Add B to Y	IY + 00:B ♦ IY	Ī	18 3A		2	4	
ADCA (opr)	Add with Carry to A	A+M+C.AA	A IMM	88	:=	2	2	41 41 41 
			A DIR	66	pp	2	က	• • • • • • • • • • • • • • • • • • •
			A EXT	B3	<del>-</del>	က	4	
			A IND,X	A9	Ħ	2	4	GI
			A IND,Y	18 A9	#	က	ည	<del>. O .</del>
ADCB (opr)	Add with Carry to B	B+M+C → B	B IMM	သ	:=	2	2	41 41 41 41
			B DIR	60	pp	2	က	) ) )
			B EXT	6	н =	က	4	
				63	Ħ	2	4	
			B IND,Y	18 E9	· ·	က	2	
						1		



	F	eescale S	emicondu	ctor, Inc.
Ş	>	4+	**	44
Condition Codes		<b>*</b> *	<b>**</b>	<b>4+</b>
Ŭ	Z Z	<b>4•</b>	<b>**</b>	<b>4+</b>
ţi	-	1		1
igi	Ξ	<b>4 •</b>	<b>4+</b>	1
ပို	×		1	1
	S			1
sələ	(c)	2 3 4 5	26446	4 5 9 9 7
ytes	8	3 2 3 2 5	32828	8 2 8 2 8
6 (	d(s)	_	_	<b>⋨</b> =
nal	ran	_		_
S. is	Operand(s)	ii dd # # #	:: dd # # #	ii dq HH ##
Machine Coding (Hexadecimal)				
Aac (He	ode	88 98 88 88 A8	CB DB FB EB EB	C3 D3 F3 E3 E3 E3
<	Opcode	18	18	18
			-	
Addressing Mode for	pue	> × >	> × >	≥~ + × ×
fres ode	Operand	IMM DIR EXT IND,X IND,Y	IMM DIR EXT IND,X IND,Y	IMM DIR EXT IND,X IND,Y
Add	ō	4444	88888	
Boolean	Expression	A+M♦A	B + M ♦ B	D+M:M+1♦D
Operation	•	Add Memory to A	Add Memory to B	Add 16-Bit to D
Source	Form(s)	ADDA (opr)	ADDB (opr)	ADDD (opr)



rees	<del>scale S</del>	emic	<del>ondu</del>	<del>ictor,</del>	Inc.	
		ļ		<b>**</b>		40
0		0		44		40
		44		44		44
		**				
li		li		li		
		Ì		i		
1				1		
7 %	0 4 4 C	2 3 4	5	9	2 2	3
2 0	3 2 3 4	2 2 3	2	e 2 e		-
	=	=		=		
, ا	ع د	ק ב		ے		
:= ₹	B 년 # #	≡ŏ∓	##	T ##		
42 4	94 A4 A4	7 7 7	∃4 ∃4	78 68 68	18 58	05
""	. 1				7 47	
ļ	=		18	18		
5	L X X	5 _	×, ≻,	L X X		_
<u>₹</u> 5	EXT IND,X IND,Y				ΞΞ	N I
∢ ⊲	( < < <	888	<b>8</b> 8		<b>∀</b> 8	
A • M • A		B•M∲B		00	C 67 bo	C b15 ← b0
AND A with Memory		AND B with Memory		Arithmetic Shift Left		Arithmetic Shift Left Double
ANDA (opr)		ANDB (opr)		ASL (opr)	ASLA ASLB	ASLD

For More Information On This Product, Go to: www.freescale.com



Source Form(s)	Operation	Boolean	Addressing Mode for	Mach (Hex	Machine Coding (Hexadecimal)	SəjA	sələ	Condition Codes	Codes
(c)uico :		EXPIESSION	Operand	Opcode	Operand(s)			NIHXS	NZVC
ASR (opr)	Arithmetic Shift Right		EXT IND,X	77 67 81	44   <del> </del>    44	m 7 m	9 2	<b>**</b>  -  -  -	4 <b>4 4 4 4</b>
ASRA ASRB			B NH		-	)	. 7 7		
BCC (rel)	Branch if Carry Clear	? C=0	REL	24	rr	2	3		
BCLR (opr) (msk)	Clear Bit(s)	M • (mm) • M	DIR IND,X IND,Y	15 1D 18 1D	mm bb	დ დ <b>4</b>	- 6 8	<b>     </b>	0
BCS (rel)	Branch if Carry Clear	? C=1	REL	25	rr	2	3		
BEQ (rel)	Branch if=Zero	? Z=1	REL	27	גג	2	3		
BGE (rel)	Branch if ≥ Zero	? N ⊕ V=0	REL	2C	ıı	2	3 -		
BGT (rel)	Branch if > Zero	? Z + (N ⊕ V) = 0	REL	2E	rr	2	3		-
BHI (rel)	Branch if Higher	? C+Z=0	REL	22	rr	2	3	-	1



	Freeso	ale Semic	on	dud 	eto  -	r, I	nc.	1	
	<b>** **</b>	<b>**</b>   <b>**</b> 							
3	26446	0 W 4 4 W	m	m	က	က	m	е	ю
2	3232	35355	2	2	2	2	2	2	2
ıı	ii dd hh II ff	ii dd hh II ff	rr	rr	ıı	ıı	ıı	ıı	ιι
24	85 95 B5 A5 18 A5	C5 D5 F5 E5 18 E5	2F	25	23	2D	28	26	2A
REL		B IMM B DIR B EXT B IND,X B IND,Y	REL	REL	REL	REL	REL	REL	REL
? C=0	M• M	В•М	$? Z + (N \oplus V) = 1$	? C=1	? C + Z = 1	? N ⊕ V=1	? N=1	3 Z=0	ے N=0
Branch if Higher or Same	Bit(s) Test A with Memory	Bit(s) Test B with Memory	Branch if ≤ Zero	Branch if Lower	Branch if Lower or Same	Branch If < Zero	Branch if Minus	Branch if Not = Zero	Branch if Plus
BHS (rel)	BITA (opr)	BITB (opr)	BLE (rel)	BLO (rel)	BLS (rel)	BLT (rel)	BMI (rel)	BNE (rel)	BPL (rel)



Source	Operation	Boolean	Addressing Mode for	Machi (Hex	Machine Coding (Hexadecimal)		sə ₁ /	cles	Cond	Condition Codes	les	
Form(s)		Expression	Operand	Opcode	Operand(s			ΛO	ВХВ	Z N I	о У	<u> </u>
BRA (rel)	Branch Always	? 1=1	REL	20	rr		2	က				ree
BRCLR(opr) (msk) (rel)	Branch if Bit(s) Clear	? M • mm = 0	DIR IND,X IND,Y	13 1F 18 1F	dd rr ff rr ff rr		4 4 5					escale
BRN (rel)	Branch Never	? 1=0	REL	21	יו		2	8				<u> </u>
BRSET(opr) (msk) (rel)	Branch if Bit(s) Set	? ( <u>M</u> ) • mm = 0	DIR IND,X IND,Y	12 1E 18 1E	dd m ff m	mm rr mm rr mm rr	4 4 5	6 8				micon
BSET (opr) (msk)	Set Bit(s)	M+mm♦M	DIR IND,X IND,Y	14 1C 18 1C	dd m ff m	 	8 8 4 4	6 8		<b>**</b> <b>**</b> 	- 0	ductor
BSR (rel)	Branch to Subroutine	See Special Ops	REL	8D	rr		2	9	-			, in
BVC (rel)	Branch if Overflow Clear	? V=0	REL	28	rr		2	3			¦	C.
BVS (rel)	Branch if Overflow Set	? V=1	REL	29	ıı		2	3				



						l	I				
CBA	Compare A to B	A-B	INH	11		1	2		<b>**</b>	**	<b>♦</b>
CLC	Clear Carry Bit	0 ♦ С	HNI	00		1	2	-			0 -
CLI	Clear Interrupt Mask	1 ♦ 0	INH	OE		1	2		<b>—</b> 0		ļ
CLR (opr)	Clear Memory Byte	M <b>♦</b> 0	EXT IND,X IND,Y	7F 6F 18 6F	hh II ff ff	3 2 3	6 7	-	0 —	0 1 0	0
CLRA	Clear Accumulator A	0 <b>♦</b> A	A INH	4F		1	2	-	- 0 1	1 0	0
CLRB	Clear Accumulator B	0 <b>♦</b> B	B INH	5F		1	2	-	- 0 1	1 0	0
CLV	Clear Overflow Flag	∧ • 0	HNI	0A		1	2		İ	0 —	ı
CMPA (opr)	Compare A to Memory	A – M	A IMM A DIR A EXT A IND,X A IND,Y	81 91 B1 A1 18 A1	ii dd hh II ff	3235	26446	 	<b>4+</b>	4+	40
											I



		es	3C	al	<u>e</u>	50	m	C	<u>on</u>	duc	to	<u>, lı</u>	<u>nc</u>			
	ပ	**	•				1			-		4+				
es	>	**	,				0			0	0	**				
Condition Codes	Z N	**	,				**			4+	**	**				
၂ ၁	Z	**	,				**			4.	**	**				
. <u>.</u>	_	1								l						
ğ	I	li					li					'				
્ર	×								1		,					
	S	Ш														
sələ	<b>(</b> )	7	က	4	4	2	9	9	7	2	2	2	9	7	7	7
sə1\	B	2	7	က	7	က	3	7	3	1	1	4	က	4	က	3
6	Operand(s)											×				
din  aa	ran			_			=					¥		=		
양 등	bei		О	ч	Ħ		۲ ا	Ħ	.				0	_		
Machine Coding (Hexadecimal)		Ë	0	ح	<del>=</del>	#	۲	<del>=</del>	#			ij	<del>p</del>	ح	#	<b>#</b>
lac  He	Opcode	12	5	F	E1	E1	73	63	63	43	53	83	93	33	43	43
<b>     </b>	bco	ľ	_	_			``	J		7	۱,۰					
	Ō					18			18			1A	1	1 7	14	2
Addressing Mode for	Operand	B IMM			B IND,X	B IND,Y	EXT	X'QNI	IND,Y	A INH	B INH	IMM	DIR	EXT	ND,X	ND,Y
Boolean	Expression	B-M					\$FF-M ♠ M			\$FF-A∳A	\$FF-B <b>♦</b> B	D – M:M + 1				
Operation		Compare B to Memory					Ones Complement Memory	Byte		Ones Complement A	Ones Complement B	Compare D to Memory	16-Bit			
Source	LOIII(S)	CMPB (opr)					COM (opr)			COMA	COMB	CPD (opr)				



Freesc	ale Semic	ond	uctor.	Inc	<b>.</b>	
4+ 4+ 4+	** ** **	4+ 4+ 4+	 	- ++ ++	- <b>*</b> **	
4 S 9 C	5 7 7	2	9	2	2	3
82828	4 % 4 % %	-	8 2 8	_	-	1
jj k dd hh	ji dd hh =================================		H		-	
8C 9C BC AC CD AC	18 8C 18 9C 18 BC 1A AC 18 AC	19	7A 6A 18 6A	4A	5A	34
IMM DIR EXT IND,X IND,Y	IMM DIR EXT IND,X IND,Y	HNI	EXT IND,X IND,Y	A INH	B INH	INH
IX – M:M + 1	IY – M:M + 1	Adjust Sum to BCD	M − 1 <b>♦</b> M	A-1 ♦ A	B-1 <b>₽</b> B	SP-1 <b>♦</b> SP
Compare X to Memory 16-Bit	Compare Y to Memory 16-Bit	Decimal Adjust A	Decrement Memory Byte	Decrement Accumulator A	Decrement Accumulator B	Decrement Stack Pointer
CPX (opr)	CPY (opr)	DAA	DEC (opr)	DECA	DECB	DES



		ees	ca	<del>le Semic</del> e	nductor, l	nc,	4 .
	၁				_	40	<b>++</b>
Condition Codes	NZV			0	0	4.	0
ပ္ပို	7	4.	4.	4.	44	4.7	4.
u	Z			<b>4 &gt;</b>	<b>**</b>		
ğ	_			1		l	
Ö	ΙНΧ			!			
၁		1		!			
	S						1
sələ		3	4	2 8 4 4 5	26446	41	41
ytes	8	1	2	3 2 3 2 2	32322	-	1
_	l(s)						
ding nal)	Operand(s)			=	=		
Coc	per			ii dd hh ##	ii dd hh ff		
ine rade	0			######################################	:: p u # #		
Machine Coding (Hexadecimal)	Opcode	60	60	88 98 88 88 A8	C8 D8 F8 E8	03	02
5	bcc						
	ட		18	18	18		
Addressing Mode for	þ			××	× >		
ess de f	rar	I N	INH	IMM DIR EXT IND,X IND,Y	IMM DIR EXT IND,X IND,Y	I I	N
Addressing Mode for	Operand	=	=	A A A A A A B		_	=
<u> </u>				4444	88888		
Boolean	Expression		Y − 1 <b>♦</b>  Y	A ⊕ M ♦ A	B ⊕ M ♦ B	D/IX • IX; r • D	D/IX ♦ IX; r ♦ D
Operation	•	Decrement Index Register X	Decrement Index Register Y	Exclusive OR A with Memory	Exclusive OR B with Memory	Fractional Divide 16 by 16	Integer Divide 16 by 16
Source	rorm(s)	DEX	DEY	EORA (opr)	EORB (opr)	FDIV	IDIV



Frees	cal	<b>e</b>   \$	en	ico	ndı	ictor,	nc.
4+	**	**	!		1	!	
**	**		1	<b>**</b>	**		
''							
	1	1	- 1	1	-	1	
						1	
9 2	2	2 _	3	3	4 -	ω κ <b>4</b>	- 6 6 7
323	_	_	-	-	2	3 2 3	3 2 3 2
=						=	=
두 # #						hh ff ff	dd # # #
7C 6C 6C	4C	5C	31	80	80	7E 6E 6E	9D BD AD AD
18					18	18	18
EXT IND,X IND,Y	H	INH	INH	HNI	INH	EXT IND,X IND,Y	DIR EXT IND,X IND,Y
W = =	A INH	B I	_		_	ш = =	
M + 1 <b>♦</b> M	A+1 <b></b> ♦ A	B+1 <b>♦</b> B	SP+1 <b>♦</b> SP	X + 1 <b>♦</b>  X	IY+1 <b>♦</b> IY	See Special Ops	See Special Ops
Increment Memory Byte	Increment Accumulator A	Increment Accumulator B	Increment Stack Pointer	Increment Index Register X	Increment Index Register Y	dmnך	Jump to Subroutine
INC (opr)	INCA	INCB	INS	XNI	INY	JMP (opr)	JSR (opr)



	Б	ee	SC	a	e	S	en	ii	20	n	du	ct	or	, Т	no	<b>).</b>
8	i	0					0					0				
Condition Codes	N Z N I H	**					44	•				41	•			
5	z	**					44	•				41	•			
diţi	_															
S	×															
	S	i					İ									
sələ	Λŋ	2	က	4	4	വ	2	က	4	4	2	3	4	2	2	9
rtes/	8	2	2	က	2	က	2	7	က	7	က	3	2	က	2	က
6	(s)F											~				
ding nal)	ranc			=					=			궃		=		
Machine Coding (Hexadecimal)	Operand(s)	:=	<del>p</del> :	두 :	<b>=</b> :	#	:=	рþ	ч	#	ff	:=	pp	뒫	#	#
lachii Hexa	de	98	96	99	96	A6	92	9Q	9-	9:	E6	ပ္လ	20	ပ္ပ	ပ္	ပ္ပ
2	Opcode					18 /			-		18 E		_	u_	ш	18 E
ng r	L															
Addressing Mode for	Operand	Σ	E !	<u>~</u> :	X, QNI	VD,	MM	<u>~</u>	×	X, Q	IND,Y	Σ	DIR	×	Ϋ́	۲,′۵
Add N	Ö			י אנד	⊆ : ∢ ·	<u>د</u> د	8	В		<b>≥</b>		≥	Ω	ω	<b>=</b>	<b>=</b>
Boolean	Tolespidy-	M♦A					M♦B					M ♦ A,M + 1 ♦ B				
Operation		Load Accumulator A					Load Accumulator B					Load Double Accumulator D				
Source Form(s)		LDAA (opr)					LDAB (opr)					LDD (opr)				



Freescale	e Sem	icondu	ctor.	Inc.
	<i>-</i>			

	aie Semic	conductor	
_	_		40
44	0	0	47
44	44	40	40
   	<b>**</b>     		     
64 ro ro o	e 4 ro ro	4 6 6	6 7 2 2
82828	8 2 8 2 8	4 % 4 % %	8 2 8
莱 =	= <b>k</b>	ᅕ =	=
∺ p d # #	ii dd hh #	ii dd hh #	р #
8E 9E BE AE		S	78 68 68 48 58
18	CD	18 18 17 18	18
IMM DIR EXT IND,X IND,Y	IMM DIR EXT IND,X IND,Y	IMM DIR EXT IND,X IND,Y	EXT IND,X IND,Y A INH B INH
M:M+1 <b>♦</b> SP	M:M + 1 ♦ IX	M:M+1 <b>♦</b> IY	09
Load Stack Pointer	Load Index Register X	Load Index Register Y	Logical Shift Left
LDS (opr)	LDX (opr)	CD This Proc	LSL (opr) LSLA LSLB



	<del></del>		cale 5				or, inc.		
	၁	40	4+		40	**	40	**	**
Condition Codes	>	40	40		40		44	**	49
ပိ	Z N	4.	4.		••	1	44	**	47
o	Z	**	0		0	1	<b>**</b>	77	<b>**</b>
diti		1	l		1				1
ē	Ξ					1		<u> </u>	i
	×s				l	l I		' '	1
			1		l			1	
cles		က	9	2 2	3	10	9 7	2	- 2
ytes	8	_	3 2		-	1	3 2 3	-	
6 (	d(s)		_				_		
odin imal)	Operand(s)		_				_		
Machine Coding (Hexadecimal)	o		년 #				두 # #		
Mach (Hex	ode	05	74 64 64	44 54	04	3D	70 60 60	40	20
<	Opcode		8				18		
ng r									
ssii e fa	ran	I	EXT IND,X IND,Y	I I	I	I	EXT IND,X IND,Y	I	I
Addressing Mode for	Operand	N	요르르		Z	N H	요르르	N H	Z
ĕ≥	$\Box$			A B				∢	В
Boolean	Expression	C b15 ← b0		67 60 C	0\$	A×B∳D	0 – M ♦ M	0-A • A	0 - B • B
Operation	•	Logical Shift Left Double	Logical Shift Right		Logical Shift Right Double	Multiply 8 by 8	Twos Complement Memory Byte	Twos Complement A	Twos Complement B
Source	rorm(s)	רצרם	LSR (opr)	LSRA LSRB	LSRD	MUL	NEG (opr)	NEGA	NEGB



Freescale :	Semicon	ductor,	Inc.
-------------	---------	---------	------

NOP	No Operation	No Operation	HNI	10		-	2	
ORAA (opr)	OR Accumulator A (Inclusive)	A+M <b>♦</b> A	A IMM A DIR A EXT A IND,X A IND,Y	8A 9A 8A 78 84 84	:= bg 4 # #	22828	0 to 4 4 to	0 ••
ORAB (opr)	OR Accumulator B (Inclusive)	B+M <b>♦</b> B		CA DA FA EA EA	:: dd ## ##	22828	0 E 4 4 T	0 •••
PSHA	Push A onto Stack	A <b>♦</b> Stk,SP=SP-1	A INH	98		1	3	
PSHB	Push B onto Stack	B <b>♦</b> Stk,SP = SP – 1	B INH	37		1	3	
PSHX	Push X onto Stack (Lo First)	IX ♦ Stk,SP = SP – 2	INH	30		1	4	
PSHY	Push Y onto Stack (Lo First)	IY ♦ Stk,SP=SP-2	INH	18 3C		2	- 2	
PULA	Pull A from Stack	SP=SP+1,A ♦ Stk	A INH	32		1	4	
PULB	Pull B from Stack	SP=SP+1,B ♠ Stk	B INH	33		-	4	



Source	Operation	Boolean	Addressing Mode for	Machi (Hex	Machine Coding (Hexadecimal)	ytes	sələ	Condition Codes	es
		Expression	Operand	Opcode	Operand(s)	8	່ເວ	SXHINZ	V C
PULX	Pull X from Stack (Hi First)	$SP = SP + 2,IX \Leftrightarrow Stk$	HNI	38		1	2		
PULY	Pull Y from Stack (Hi First)	SP=SP+2,IY ♠ Stk	INI	18 38		2	9		
ROL (opr)	Rotate Left		EXT	79	hh II	3	9	<b>**</b>	<b>**</b>
			X, QNI	69 18 69	# #	3 2	9		
ROLA		B				_	5		
ROLB			B INH	29		-	2		
ROR (opr)	Rotate Right		EXT	92	ll hh	3	9	<b>**</b>	<b>4</b> *
			X, DNI	66 18 66	# #	3 S	9		
RORA		2 PA ZQ 2				_	2		
RORB			B INH	56		1	2		
RTI	Return from Interrupt	See Special Ops	HNI	3B		-	12	4+ 4+ 4+ 4+	4+ 4+
RTS	Return from Subroutine	See Special Ops	INH	39		1	5		
SBA	Subtract B from A	A-B∳A	HNI	10		1	2	<b>**</b>	4+ 4+



1 7 4 3 0 3		1						
SECA (opr)	Subtract with Carry from A	A-M-C+A		82	:=	2	7	4
				92	pp	7	က	,
				B2	hh II	က	4	
				A2	#	2	4	
				18 A2	#	က	2	
SBCB (opr)	Subtract with Carry from B	B-M-C♦B	B IMM	C2	:=	2	7	44 44 44
				D2	pp	2	က	) )
				F2	= =	က	4	
				E2	#	2	4	
				18 E2	#	က	2	
SEC	Set Carry	1 <b>¢</b> C	HN.	QO		-	2	1
SEI	Set Interrupt Mask	- <del>•</del>	IN.	Ą		-	2	
SEV	Set Overflow Flag	1 ♦ ∨	IN.	80		-	2	
STAA (opr)	Store Accumulator A	A♦M	A DIR	97	рp	2	က	- 0 <b>**</b>
				87	= 4	က	4	
			A IND,X	Α7	#	7	4	
				18 A7	<b>#</b>	က	2	
							1	



Source		Boolean	Addressing	Machi	Machine Coding	Sə	səl	acitibuo)	2000	
Form(s)	Operation	Expression	Mode for Operand	Opcode	Operand(s)	Ву	Cyc	NIHXS		F
STAB (opr)	Store Accumulator B	B∳M	B DIR B EXT B IND,X B IND,Y	D7 F7 E7 18 E7	dd hh    ff	0 0 0 0	w 4 4 r		0 <b>40</b>	CESCAIG
STD (opr)	Store Accumulator D	A ∳ M,B ∳ M + 1	DIR EXT IND,X IND,Y	DD FD ED 18 ED	dd hh II ff ff	3535	4 2 2 9	<b>*</b>  -  -	0	Semico
STOP	Stop Internal Clocks		HNI	CF		1	2			110
STS (opr)	Store Stack Pointer	SP <b>♦</b> M:M+1	DIR EXT IND,X IND,Y	9F BF AF 18 AF	dd hh II ff	3 2 3 8	55 6	<b>*</b>  -  -  -	0 <b>4)</b>	uctor, in
STX (opr)	Store Index Register X	IX <b>∳</b> M:M + 1	DIR EXT IND,X IND,Y	DF FF EF CD EF	dd hh ==================================	3535	4 2 2 9	  -  -  -	0 <b>(+)</b>	



STY (opr)	Store Index Register Y	IY <b>♦</b> M:M+1	DIR	1	<u></u>		3	3	0 4 1
	)		EXT	18 FF		=	4	9	<b>•</b>
			IND,X				က	9	
			IND,Y	18 EF			3	9	
SUBA (opr)	Subtract Memory from A	A-M∳A	A IMM	8	:=		2	2	4
				90			2	က	
				B0		=	က	4	
				A0			2	4	
				18 A0			3	ည	
SUBB (opr)	Subtract Memory from B	B – M ♦ B	B IMM	00			2	2	41
				8			2	က	
				6		=	က	4	
Ο				EO			2	4	
				18 E0			က	5	
SUBD (opr)	Subtract Memory from D	D-M:M+1 ♦ D	MMI	83		ĸĸ	3	4	41 41 41 41
			DIR	93			2	2	
			EXT	B3		=	က	9	
			X'QNI	A3			2	9	
			IND,Y	18 A3			က	7	
SWI	Software Interrupt	See Special Ops	INI	3E			1	14	1
ТАВ	Transfer A to B	A∳B	INI	16			-	2	- 0 <b>4</b>



Source		Boologa	Addressing	Machi	Machine Coding	S	se			
Form(s)	Operation	Concession	Mode for	(Нех	(Hexadecimal)	λţε	ejo/	Condition Codes	n Code	S
		Expression	Operand	Opcode	Operand(s)	8	(O	I Н X S	N N	ე >
ТАР	Transfer A to CC Register	A • CCR	HNI	90		-	2	4+ 4+ +	4+ 4+	**
ТВА	Transfer B to A	B∳A	HNI	17		-	2		4+ 4+	0
TEST	TEST (Only in Test Modes)	Address Bus Counts	INI	00		-	*			
TPA	Transfer CC Register to A	CCR ♦ A	INI	07		-	2			
TST (opr)	Test for Zero or Minus	M-0	EXT IND,X IND,Y	7D 6D 18 6D	hh ===================================	8 2 8	9 2	     	**	0 0
TSTA		A-0	A INH	4D		-	2		4+	0
TSTB		B-0	B INH	2D		-	2		4+ 4+	0 0
TSX	Transfer Stack Pointer to X	SP+1 <b>♦</b> IX	HNI	30		-	က			
TSY	Transfer Stack Pointer to Y	SP+1 <b>♦</b> IY	HNI	18 30		2	4			
TXS	Transfer X to Stack Pointer	IX – 1 <b>≱</b> SP	HNI	35		1	3			

# Freescale Semiconductor, Inc. 4 4 ~ 8 8 35 9 9 Ξ Ĭ ĭ ĭ Stack Regs & WAIT X + D, D + X IY O D O IY IY -- 1 \$ SP Transfer Y to Stack Pointer Exchange D with X Exchange D with Y Wait for Interrupt

TAS

₹ X

*Infinity or until reset occurs

**12 cycles are used beginning with the opcode fetch. A wait state is entered which remains in effect for an integer number of MPU E-clock cycles (n) until an interrupt is recognized. Finally, two additional cycles are used to fetch the appropriate interrupt vector (14 + n total).

# **Condition Codes**

Bit not changed

8-Bit Direct Address (\$000-\$00FF) (High Byte Assumed to be \$00)

8-Bit Positive offset \$00 (0) to \$FF (255) (Is Added to Index)

High-Order Byte of 16-Bit Extended Address

One Byte of Immediate Data

- Bit always cleared
  - Bit always set
- Bit cleared or set, depending on operation
- Bit can be cleared, cannot become set

Signed Relative offset \$80 ( 128) to \$7F ( 127) 8-Bit Mask (Set Bits to be Affected)


Low-Order byte of 16-Bit Extended Address

High-Order Byte of 16-Bit Immediate Data Low-Order Byte of 16-Bit Immediate Data Offset Relative to the Address Following the Machine Code Offset Byte)

NOTES:
NOTES:
**Infinity
**12 cycle
** 12 cycle
do notin an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an till an ti XGDX XGDY For Go to: www.freescale.com





#### Freescale Semiconductor, Inc. SPECIAL OPERATIONS





# Freescale Semiconductor, Inc. SPECIAL OPERATIONS





#### LEGEND:

RTN Address of Next Instruction in Main Program To Be Executed

upon Return from Subroutine

RTN_H Most Significant Byte of Return Address
RTN_L Least Significant Byte of Return Address

→ Stack Pointer after Execution

dd 8-Bit Direct Address (\$0000-\$00FF) (High Byte Assumed To Be \$00)

ff 8-Bit Positive Offset \$00 (0) to \$FF (256) (Is Added to Index)

hh High-Order Byte of 16-Bit Extended Address

II Low-Order Byte of 16-Bit Extended Address

rr Signed-Relative Offset \$80 ( - 128) to \$7F ( + 127)

(Offset Relative to the Address Following the Machine Code Offset BYTE)



# Freescale Semiconductor, Inc. REGISTER AND CONTROL BIT SUMMARY

	Bit 7	6	5	4	3	2	1	Bit 0	
\$ <b>0</b> 000	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	PORTA
<b>\$0</b> 001									Reserved
<b>\$0</b> 002			сwом						PIOC
<b>\$0</b> 003	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	PORTC
<b>\$0</b> 004	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	PORTB
<b>\$0</b> 005									Reserved
<b>\$0</b> 006	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	DDRB
<b>\$0</b> 007	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	DDRC
\$ <b>0</b> 008	PD7	PB6	PD5	PD4	PD3	PD2	PD1	PD0	PORTD
<b>\$0</b> 009	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	DDRD
<b>\$0</b> 00A									Reserved
<b>\$0</b> 00B	FOC1	FOC2	FOC3	FOC4	FOC5	0	0	0	CFORC
\$ <b>0</b> 00C	OC1M7	OC1M6	0C1M5	0C1M4	OC1M3	0	0	0	0C1M
<b>\$0</b> 00D	OC1D7	OC1D6	OC1D5	0C1D4	0C1D3	0	0	0	OC1D
<b>\$0</b> 00E	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	TCNT
\$ <b>0</b> 00F	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
<b>\$0</b> 010	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	TIC1
<b>\$0</b> 011	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
<b>\$0</b> 012	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	TIC2
<b>\$0</b> 013	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
<b>\$0</b> 014	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	тісз
<b>\$0</b> 015	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
<b>\$0</b> 016	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	TOC1
<b>\$0</b> 017	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	]
<b>\$0</b> 018	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	TOC2
<b>\$0</b> 019	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
<b>\$0</b> 01A	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	ТОСЗ
<b>\$0</b> 01B	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
<b>\$0</b> 01C	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	TOC4
<b>\$0</b> 01D	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
<b>\$0</b> 01E	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	T1405
<b>\$0</b> 01F	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
<b>\$0</b> 020	FQ42		Infô¥'n				roduc	OL5	TCTL1
		GC	to: w	/ww.t	reesc	aie.co	m		



# Freezeale Feminductor duc. BIT SUMMARY

<b>\$0</b> 021	EDG4B	EDG4A	EDG1B	EDG1A	EDG2B	EDG2A	EDG3B	EDG3A	TCTL2
<b>\$0</b> 022	0011	0C2I	0C3I	0C4I	14051	IC1I	IC2I	IC3I	TMSK1
<b>\$0</b> 023	OC1F	OC2F	0C3F	0C4F	1405F	IC1F	IC2F	IC3F	TFLG1
<b>\$0</b> 024	ТОІ	RTII	PAOVI	PAII	0	0	PR1	PRO	TMSK2
<b>\$0</b> 025	TOF	RTIF	PAOVF	PAIF	0	0	0	0	TFLG2
<b>\$0</b> 026	DDRA7	PAEN	PAMOD	PEDGE	DDRA3	14/05	RTR1	RTR0	PACTL
\$ <b>0</b> 027	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PACNT
<b>\$0</b> 028	SPIE	SPE	DWOM	MSTR	CPOL	СРНА	SPR1	SPRO	SPCR
<b>\$0</b> 029	SPIF	WCOL	0	MODF	0	0	0	0	SPSR
<b>\$0</b> 02A	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	SPDR
<b>\$0</b> 02B	TCLR	0	SCP1	SCP0	RCKB	SCR2	SCR1	SCRO	BAUD
<b>\$0</b> 02C	R8	T8	0	М	WAKE	0	0	0	SCCR1
<b>\$0</b> 02D	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	SCCR2
<b>\$0</b> 02E	TDRE	TC	RDRF	IDLE	OR	NF	FE	0	SCSR
<b>\$0</b> 02F	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	SCDR
<b>\$0</b> 030									Reserved
to <b>\$0</b> 038									Reserved
<b>\$0</b> 039	0	0	IRQE	DLY	CME	0	CR1	CRO	OPTION
<b>\$0</b> 03A	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	COPRST
<b>\$0</b> 03B	MBE	0	ELAT	EXCOL	EXROW	0	0	PGM	PPROG*
<b>\$0</b> 03C	RBOOT	SMOD	MDA	IRVNE	PSEL3	PSEL2	PSEL1	PSELO	HPRIO
<b>\$0</b> 03D	RAM3	RAM2	RAM1	RAM0	REG3	REG2	REG1	REG0	INIT
\$ <b>0</b> 03E	TILOP	EPTST	OCCR	CBYP	DISR	FCM	FCOP		
\$ <b>0</b> 03F	0	0	0	0	0	NOCOP		0	TEST1
, , , , ,				٠	· ·	NUCUP	LF UIV	U	CONFIG

^{* —} Not present in ROM-based MC68HC11D3

#### **NOTE**

The status and control register block is relocatable to any 4K boundary within the MC68HC711D3's 64K of addressable memory using the REG3–REG0 bits of the INIT register. Reset locates this block at \$0000–003F. The default value is indicated by the use of a bold **0** at the beginning of the address of any relocatable register.

^{** —} ROMON in MC68HC11D3



### **SCI Baud Rate Control Register**

<b>\$0</b> 02B	TCLR	0	SCP1	SCP0	RCKB	SCR2	SCR1	SCR0
RESET:	0	0	0	0	0	U	U	U

TCLR — Clear Baud Counter Chain (Test Only) RCKB — SCI Baud Rate Clock Test (Test Only)

SCP1, SCP0 — Serial Prescaler Selects

S C P	S C P 0	Divide E By	Highest Baud Rate Xtal = 223	Baud Baud Rate Rate Xtal= Xtal=	
0	0	1	131.07 K		_
0	1	3		_	_
1	0	4	32.768 K		_
1	1	13		9600	4800
		E=	2.1 MHz 2.0 MHz		· 1.0 MHz

SCR2-SCR0 — SCI Rate Select Bit 2 Through Bit 0

	S C R	S C R	S C R 0	Prescaler Output Divide-By Factor	Highest Baud Rate 32.768 K	Highest Baud Rate 9600	Highest Baud Rate 4800
Γ	0	0	0	1	32.768 K	9600	4800
١	0	0	1	2		4800	2400
١	0	1	0	4	8.192 K	2400	1200
ı	0	1	1	8	_	1200	600
ı	1	0	0	16	2.048 K	600	300
١	1	0	1	32		300	
١	1	1	0	64	512		
İ	1	1	1	128	_		

**BAUD** 



#### **Timer Compare Force Register**

<b>\$0</b> 00B	FOC1	FOC2	FOC3	FOC4	FOC5	0	0	0		
RESET:	0	0	0	0	0	0	0	0		
	Write 1's to force compare(s).									

#### **CONFIG**

#### **Configuration Control Register**

The configuration control register controls the presence of PROM in the memory map and enables the COP watchdog system.

<b>\$0</b> 03F	0	0	0	0	0	NOCOP	EPONt	0
RESET:	0	0	0	0	0	*	*	0

Bits 7–3 and 0 — Not implemented; always read zero.

NOCOP — Computer Operating Properly System Disable This bit is cleared out of reset in normal modes (single chip and expanded), enabling the COP system. It is writable only once after reset in these modes (SMOD=0). In the special modes (test and bootstrap) (SMOD=1), this bit comes out of reset set and is writable any time.

- 1 = COP system is disabled.
- 0 = COP system is enabled; reset is forced on timeout.

†EPON — PROM Enable (ROM Enable (ROMON) in the MC68HC11D3)

This is the EPON bit in the MC68HC711D3. In the MC68HC11D3, it is the ROMON bit. In either case, the functionality is the same. This bit is set out of reset, enabling the ROM or PROM in all modes. It is writable once in normal modes (SMOD = 0), but is writable at any time in special modes (SMOD = 1).

- 1 = PROM is present in the memory map.
- 0 = PROM is disabled from the memory map.

#### NOTE

In expanded mode out of reset, the ROM or PROM is located at \$7000-\$7FFF. In all other modes, the ROM or PROM resides at \$F000-\$FFFF.




### **Arm/Reset COP Timer Circuitry**



Write \$55 and \$AA to reset COP watchdog timer.


#### **DDRB**

### **Port B Data Direction Register**




### **DDRC**

### **Port C Data Direction Register**



### **DDRD**

### **Port D Data Direction Register**



**DDRD** 



#### **Highest Priority Interrupt and Misc.**

Four bits of this register (PSEL3-PSEL0) are used to select one of the I-bit-related interrupt sources and to elevate it to the highest I-bit-masked position of the priority resolution circuit. In addition, four miscellaneous system control bits are included in this register.

<b>\$0</b> 03C	RBOOT	SMOD	MDA	IRVNE	PSEL3	PSEL2	PSEL1	PSEL0
RESET:	*	*	*	*	n	1	n	1

^{*=}The reset condition of bits 7, 6, 5, and 4 depends on the mode selected at power-up initialization.

#### RBOOT — Read Bootstrap ROM

This bit can be read at any time. It can only be written in special modes (SMOD = 1). In special bootstrap mode. it is set during reset. Reset clears it in all other modes.

- 1 = Bootloader ROM is enabled in the memory map at \$BF00-\$BFFF.
- 0 = Bootloader ROM is disabled and is not in the memory map.

SMOD and MDA — Special Mode Select, Mode Select A These two bits can be read at any time. They may only be written in special modes (SMOD=1). MDA may be written once with SMOD = 0. These bits reflect the status of the MODA and MODB input pins at the rising edge of reset. SMOD cannot be written to a one after being cleared without an interim reset. An interpretation of the values of these two bits is shown in the following table:

Input Pins		Mode Description	Latched at Reset		
MODB	MODA	·	SMOD	MDA	
1	0	(0) Single Chip	0	0	
1	1	(1) Expanded Multiplexed		1	
0	0	Special Bootstrap	1	0	
0	1	Special Test	1	1	



IRVNE — Internal Read Visibility Enable/Not E This bit may be read at any time. It may only be written once. IRVNE is set during reset in special mode and is cleared by reset in all other modes.

Mode	IRVNE	E-Clock	IRV	IRVNE
	Out of	Out of	Out of	Affects
	Reset	Reset	Reset	Only
Single Chip	0	On	Off	E
Expanded	0	On	Off	IRV
Bootstrap	0	On	Off	E
Special Test	1	On	On	IRV

PSEL3-PSEL0 — Priority Select Bits 3-0 (May only be written if I bit in CCR = 1)

PSEL3	PSEL2	PSEL1	PSEL0	Interrupt Source Promoted
0 0 0	0 0 0	0 0 1 1	0 1 0 1	Timer Overflow Pulse Accumulator Overflow Pulse Accumulator Input Edge SPI Serial Transfer Complete
0 0 0	1 1 1	0 0 1 1	0 1 0 1	SCI Serial System Reserved (Default to IRQ) IRQ Real-Time Interrupt
1 1 1	0 0 0 0	0 0 1 1	0 1 0 1	Timer Input Capture 1 Timer Input Capture 2 Timer Input Capture 3 Timer Output Compare 1
1 1 1	1 1 1	0 0 1 1	0 1 0 1	Timer Output Compare 2 Timer Output Compare 3 Timer Output Compare 4 Timer Input Capture 4/Output Compare 5



### RAM and I/O Mapping Register

<b>\$0</b> 03D	RAM3	RAM2	RAM1	RAM0	REG3	REG2	REG1	REG0
RESET:	0	0	0	0	0	0	0	0

(Time protected)

RAM3-RAM0 — RAM Map Position

REG3-REG0 — 64-Byte Register Block Map Position

OC1D

#### **Output Compare 1 Data Register**

<b>\$0</b> 00D	OC1D7	OC1D6	OC1D5	OC1D4	0C1D3	0	0	0
RESET:	0	0	0	0	0	0	0	0

If OC1Mx is set, data in OC1Dx is output to port A bit x on successful OC1 compares.

OC1M

### **Output Compare 1 Mask Register**

\$ <b>0</b> 00C	0C1M7	OC1M6	0C1M5	OC1M4	OC1M3	0	0	0
RESET:	0	0	0	0	0	0	0	0
REF:	PAI/	OC2/	OC3/	OC4/	OC5/IC4			
	OC1	OC1	OC1	OC1	OC1			

Set bit(s) to enable OC1 to control corresponding pin(s) of port A.



## Freescale Semiconductor, Inc. OPTION

#### **System Configuration Options**

\$**0**039 0 0 IRQE DLY CME 0 CR1 CR0

RESET: 0 0 0 1 0 0 0

Bits 7, 6, and 0 — Not implemented; always read zero.

IRQE — IRQ Select Edge Sensitive Only (Time Protected)

0 = IRQ configured for low-level sensitivity

 $1 = \overline{IRQ}$  configured for falling edge sensitivity

DLY — Enable Oscillator Startup Delay (On Exit from STOP) (Time Protected)

0 = No startup delay

1 = A delay is imposed

CME — Clock Monitor Enable

0 = Disabled

1 = Slow or stopped clocks cause reset

CR1, CR0 — COP Timer Rate Select Bits (Time Protected)

C R 1	C R 0	E/2 ¹⁵ Divided By	Xtal = 2 ²³ Timeout - 0/ + 15.6 ms	Xtal = 8.0 MHz Timeout - 0/ + 16.4 ms	Xtal = 4.0 MHz Timeout - 0/ + 32.8 ms
0 0 1 1	0 1 0 1	1 4 16 64	15.625 ms 62.5 ms 250 ms 1 s	16.384 ms 65.536 ms 262.14 ms 1.049 s	32.768 ms 131.07 ms 524.29 ms 2.1 s
		E=	2.1 MHz	2.0 MHz	1.0 MHz

### **PACNT**

#### **Pulse Accumulator Count Register**

\$0027 PCNT7 PCNT6 PCNT5 PCNT4 PCNT3 PCNT2 PCNT1 PCNT0

(Readable and writable; unaffected by reset)



#### **Pulse Accumulator Control Register**

PAEN — Pulse Accumulator System Enable

0 = Disabled

1 = Enabled

PAMOD — Pulse Accumulator Mode

0 = Event counter

1 = Gated time accumulation

PEDGE — Pulse Accumulator Edge Control

0 = Falling edges, high level enables accumulation

1 = Rising edges, low level enables accumulation

DDRA3 — Data Direction Control for Port A Bit 3

1 = PA3 is an output.

0 = PA3 is an input only.

14/O5 — Input Capture 4/Output Compare 5

0 = Output compare 5 function enable (no IC4)

1 = Input capture 4 function enable (no OC5)

#### RTR1, RTR0 — RTI Interrupt Rate

R T R	R T R 0	Divide E By	Xtal = 2 ²³	Xtal = 8.0 MHz	Xtal = 4.0 MHz
0 0 1 1	0 1 0 1	213 214 215 216	3.91 ms 7.81 ms 15.62 ms 31.25 ms	4.10 ms 8.19 ms 16.38 ms 32.77 ms	8.19 ms 16.38 ms 32.77 ms 65.54 ms
		E=	2.1 MHz	2.0 MHz	1.0 MHz



### Parallel I/O Control Register

<b>\$0</b> 002	0	0	сwом	0	0	0	0	0
RESET:	0	0	0	0	0	0	0	0

CWOM — Port C Wired-OR Mode Option Bit

1 = All port C outputs act as open-drain ouputs.

0 = All port C outputs are normal CMOS outputs.

Bits 7, 6, 4-0 are not used in this register.

### **PORTA**

#### Port A Data Register

\$ <b>0</b> 000	PA7	PA6*	PA5	PA4*	PA3	PA2	PA1	PA0
RESET:	HiZ	0	0	0	HiZ	HiZ	HiZ	HiZ
REF.						IC1	IC2	IC3
*Not b		0C1		_	OC1			

### **PORTB**

### Port B Data Register

<b>\$0</b> 004	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
MODE 0 or BOOT	PB7	PB6	PB5 (R	PB4 ESET to	PB3 HiZ input	PB2 ts)	PB1	PB0
MODE 1 or TEST	A15	A14	A13 (ADDRES	A12 SS outpu	A11 ts during	A10 RESET)	<b>A</b> 9	A8



### Freescale Semiconductor, IPORTC

### **Port C Data Register**

<b>\$0</b> 003	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
MODE 0 I	PC7	PC6	PC5 (RE	PC4 SET to I	PC3 HiZ input	PC2 s)	PC1	PC0
	D7	A6/ D6	A5/ D5	A4/ D4	A3/ D3 a outputs	A2/ D2	A1/ D1	A0/ D0

### **PORTD**

### Port D Data Register

<b>\$0</b> 008	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
MODE 0 or BOOT	PD7	PD6	PD5 (R	PD4 ESET to	PD3 HiZ input	PD2 ts)	PD1	PD0
MODE 1	R/W	AS	PD5	PD4	PD3	PD2	PD1	PD0
or TEST	Out	outs		(R	ESET to	HiZ inpu	ts)	
REF.			SS	SCK	MOSI	MISO	TxD	RxD



### PPR De escale Semiconductor, Inc.

#### **EPROM Programming Control Register**

This register is used to control the programming of the PROM. PPROG is cleared on reset so that the PROM is configured for normal read.

<b>\$0</b> 03B	MBE	0	ELAT	EXCOL	EXROW	0	0	PGM
RESET:	0	0	0	0	0	0	0	0

MBE — Multiple Byte Program Enable This bit is reserved for testing.

Bits 6, 2, and 1 — Not implemented; always read zero.

ELAT — EPROM (OTPROM) Latch Control

- 1 = PROM address and data bus are configured for programming. Writes to PROM cause address and data to be latched. The PROM cannot be read.
- 0 = PROM address and data bus configured for normal reads. PROM cannot be programmed.

EXCOL — Select Extra Columns
This bit is reserved for testing.

EXROW — Select Extra Row This bit is reserved for testing.

PGM — EPROM (OTPROM) Program Command This bit may be written only when ELAT = 1.

- 1 = Programming power is switched on to PROM array.
- 0 = Programming power is switched off.

#### NOTE

This is an unused location in the ROM-based MC68HC11D3.



### **SCI Control Register 1**

<b>\$0</b> 02C	R8	T8	. 0	М	WAKE	0	0	0
RESET:	U	U	0	0	n	0	n	n

R8 — Receive Bit 8

T8 — Transmit Bit 8

M — Mode (Select Character Format)

0 = 1 start, 8 data, 1 stop bit

1 = 1 start, 8 data, ninth data, 1 stop bit

WAKE — Wakeup (By Address Mark/Idle)

0 = Wakeup by idle line

1 = Wakeup by address mark

#### SCCR2

#### **SCI Control Register 2**

<b>\$0</b> 02D	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
RESET:	0	0	0	0	0	0	0	0

TIE — Transmit Interrupt Enable

TCIE — Transmit Complete Interrupt Enable

RIE — Receiver Interrupt Enable

ILIE — Idle-Line Interrupt Enable

0 = Inhibit interrupts

1 = Enable interrupts

TE — Transmitter Enable (Toggle to queue idle character.)

RE — Receiver Enable

0 = Off

1 = 0n

RWU — Receiver Wakeup Control

0 = Normal

1 = Receiver asleep

SBK — Send Break



#### **SCI Data Register**

**\$0**02F R7/T7 R6/T6 R5/T5 R4/T4 R3/T3 R2/T2 R1/T1 R0/T0

(Receive and transmit double buffered)

### **SCSR**

### **SCI Status Register**

\$ <b>0</b> 02E	TDRE	TC	RDRF	IDLE	OR	NF	FE	0
RESET.	1	1	0	0	n	n	n	n

TDRE — Transmit Data Register Empty Flag

TC — Transmit Complete Flag

RDRF — Receive Data Register Full Flag

IDLE — Idle Line Detected Flag

OR — Overrun Error Flag

NF — Noise Error Flag

FE — Framing Error Flag



#### **SPI Control Register**

<b>\$0</b> 028	SPIE	SPE	DWOM	MSTR	CPOL	СРНА	SPR1	SPR0
,								

RESET:

0

0

0

0

1

U

U

SPIE — SPI Interrupt Enable

SPE — SPI System Enable

DWOM — Port D Wired-OR Mode

0

0=Port D output normal

1 = Open drain (Bits 5-0 only)


MSTR — Master/Slave Mode Select

0 = Slave mode

1 = Master mode

**CPOL** — Clock Polarity

CPHA — Clock Phase



SPR1, SPR0 — SPI Clock (SCK) Rate Select Bits

SPR1	SPR0	E-Clock Divided By
0	0	2
0	1	4
1	0	16
1	1	32



#### **SPI Data Register**

\$002A SPD7 SPD6 SPD5 SPD4 SPD3 SPD2 SPD1 SPD0

(Double buffered in, single buffered out)

### **SPSR**

### **SPI Status Register**

<b>\$0</b> 029	SPIF	WCOL	0	MODF	0	0	0	0
RESET:	0	0	0	0	0	0	0	0


SPIF — SPI Interrupt Request

WCOL — Write Collision Status Flag

MODF — SPI Mode Error Interrupt Status Flag

### **TCNT**

### **Timer Count Register**



RESET: \$0000 (Readable, not writable)



### **Timer Control Register 1**

<b>\$0</b> 020	0M2	OL2	0 <b>M</b> 3	OL3	0M4	OL4	0M5	OL5
RESET:	0	0	0	0	0	0	0	0

ОМх	OLx	Action Taken Upon Successful Compare
0	0	Timer Disconnected from Output Pin Logic
0	1	Toggle OCx Output Line
1	0	Clear OCx Output Line to Zero
1	1	Set OCx Output Line to One

### TCTL2

### **Timer Control Register 2**

<b>\$0</b> 021	EDG4B	EDG4A	EDG1B	EDG1A	EDG2B	EDG2A	EDG3B	EDG3A
RESET:	0	0	0	0	0	0	0	0

Timer input capture edge specifications:

EDGxB	EDGxA	Configuration
0	0	Capture Disabled
0	1	Capture on Rising Edges Only
1	0	Capture on Falling Edges Only
1	1	Capture on Any Edge (Rising or Falling)



### Main Timer Interrupt Flag Reg. 1

<b>\$0</b> 023	OC1F	OC2F	OC3F	OC4F	1405F	IC1F	IC2F	IC3F
RESET:	0	0	0	0	0	0	0	0
OC1F-	OC4F -	– Outp	out Co	mpare	"x" Fl	ag		

14O5F — Input Capture 4 or Output Compare 5 Flag

IC1F-IC3F — Input Capture "x" Flag

(To clear flag(s), write with corresponding bit(s) set.)

TFLG2

Misc. Timer Interrupt Flag Reg. 2

<b>\$0</b> 025	TOF	RTIF	PA0VF	PAIF	0	0	0	0
RESET:	0	0	0	0	0	0	0	0

TOF — Timer Overflow Flag

RTIF — Real-Time (Periodic) Interrupt Flag

PAOVF — Pulse Accumulator Overflow Flag

PAIF — Pulse Accumulator Input Edge Flag

(To clear flag(s), write with corresponding bit(s) set.)

TFLG2




### Freescale Semiconductor, IGL-TIC3

### **Timer Input Capture Registers**

	B7		TIC1 (HIGH)					
<b>\$0</b> 010	IC115	IC114	IC113	IC112	IC111	IC110	IC19	IC18
	B7		TIC1 (LOW)					В0
<b>\$0</b> 011	IC17	IC16	IC15	IC14	IC13	IC12	IC11	IC10
	B7			TIC2 (	HIGH)			В0
<b>\$0</b> 012	IC215	IC214	IC213	IC212	IC211	IC210	IC29	IC28
			TIC2 (LOW)					
	B7			TIC2 (	LOW)			В0
<b>\$0</b> 013	B7 IC27	IC26	IC25	TIC2 (	LOW)	IC22	IC21	B0 IC20
<b>\$0</b> 013		IC26	IC25			IC22	IC21	_
<b>\$0</b> 013		IC26	IC25		IC23	IC22	IC21	_
<b>\$0</b> 013 <b>\$0</b> 014	IC27	IC26	IC25	IC24	IC23	IC22 IC310	IC21	IC20
	IC27 B7			IC24	IC23 HIGH) IC311			IC20 B0

### **TI405**

# Timer Input Capture 4 or Output Compare 5 Register





#### Main Timer Interrupt Mask Reg. 1

<b>\$0</b> 022	OC1I	OC2I	0C3I	OC4I	14051	IC1I	IC2I	IC3I
•								

RESET: 0 0 0 0 0 0 0 0

OC1I-OC4I — Output Compare "x" Interrupt Enable

14051 — Input Capture 4 or Output Compare 5 Interrupt

IC1I-IC3I — Input Capture "x" Interrupt Enable

0 = Interrupt inhibited

1 = Interrupt requested if flag set

#### TMSK2

### Misc. Timer Interrupt Mask Reg. 2

<b>\$0</b> 024	TOI	RTII	PAOVI	PAII	0	0	PR1	PR0
RESET:	0	0	0	0	0	0	0	0

TOI — Timer Overflow Interrupt Enable

RTII — RTI Interrupt Enable

PAOVI — Pulse Accumulator Overflow Interrupt Enable

PAII — Pulse Accumulator Input Interrupt Enable

0 = Interrupt inhibited

1 = Interrupt requested if flag set

PR1, PR0 — Timer Prescaler Select (Time Protected)

PR1	PR0	Prescale Factor
0	0	1
0	1	4
1	0	8
1	1	16




### Freescale Semiconduct TOC4

### **Timer Output Compare Registers**

	B7			TOC1	(HIGH)			B0
<b>\$0</b> 016	OC115	OC114	OC113	OC112	OC111	OC110	OC19	OC18
	B7			TOC1	(LOW)			B0
<b>\$0</b> 017	OC17	OC16	OC15	OC14	OC13	OC12	OC11	OC10
	B7			TOC2	(HIGH)			B0
<b>\$0</b> 018	OC215	OC214	0C213	OC212	OC211	OC210	OC29	OC28
	B7			TOC2	(LOW)			В0
<b>\$0</b> 019	OC27	OC26	OC25	OC24	OC23	OC22	OC21	OC20
	B7			TOC3	(HIGH)			В0
<b>\$0</b> 01A	OC315	OC314	OC313	OC312	0C311	OC310	OC39	0C38
	B7			TOC3	(LOW)			В0
<b>\$0</b> 01B	OC37	OC36	OC35	OC34	0C33	0C32	0C31	OC30
	B7			TOC4	(HIGH)			В0
<b>\$0</b> 01C	OC415	OC414	OC413	OC412	OC411	OC410	OC49	OC48
	B7			TOC4	(LOW)			В0
<b>\$0</b> 01D	OC47	OC46	OC45	0C44	OC43	OC42	OC41	OC40




### 






# Free**NG68IS6M1D3FN** (OTPROM)





# FreescaleC68H6711D36 r, Inc. (EPROM)



# MC68HC11D3P or MC68HC711D3P (OTPROM)

∨ss [	1	$\cup$	40	XTAL
PC0/AD0	2		39	EXTAL
PC1/AD1	3		38	] E
PC2/AD2	4		37	MODA/LIR
PC3/AD3	5		36	MODB/V _{STBY}
PC4/AD4	6		35	PB0/A8
PC5/AD5	7		34	PB1/A9
PC6/AD6	8		33	PB2/A10
PC7/AD7	9		32	PB3/A11
XIRQ/VPP [	10		31	PB4/A12
PD7/R/W	11		30	PB5/A13
PD6/AS	12		29	PB6/A14
RESET [	13		28	PB7/A15
ĪRQ 🔲	14		27	PA0/IC3
PD0/RxD	15		26	PA1/IC2
PD1/TxD 🔲	16		25	PA2/IC1
PD2/MISO	17		24	PA3/IC4/OC5/OC1
PD3/M/OSI	18		23	PA5/OC3/OC1
PD4/SCK	19		22	PA7/PAI/OC1
PD5/SS	20		21	$V_{DD}$
Go to:	<del>mati</del> www	o <del>n On</del> v.freeso	cale	e.com



### **ASCII CHART**

	7	σ 5		S	+	3	>	>	×	>	Z	<b>~</b>			. }	DEL
	ဖ	- 0	٩	ပ	0	a	<b>-</b>	5	ے	•	,	¥		٤	_	0
(1)	ഹ	⊸ a	œ	S	<b>-</b>	<b>&gt;</b>	>	≯	×	>	7			· <b>—</b>	<	ı
Bit Code	4	<b>⊚</b> ∢	В	ပ	۵	ш	ட	ပ	I		7	¥		Σ	z	0
R SET (7.	က	0 -	2	က	4	ည	9	7	œ	တ	••	• •	٧	11	٨	خ
<b>ASCII CHARACTER SET (7-Bit Code</b>	2	SP -		#	↔	%	త	•	_	_	*	+	•	i	•	/
ASCII CH	-	DLE DC1	DC2	DC3	DC4	NAK	SYN	ETB	CAN	E	SUB	ESC	S	GS GS	RS	SN
	0	NUL	STX	ETX	EOT	ENO	ACK	BEL	BS	노	느	5	出	S	SO	S
	MS Dig. Dig.	0 -	2	က	4	വ	9	7	∞	တ	∢	Ω	ပ	۵	ш	Т



### HEXABERIMALEASIENDEGHMALLEQNIVERSION

How to use:

Conversion to Decimal: Find the decimal weights for corresponding hexadecimal characters beginning with the least significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.

Conversion to Hexadecimal: Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most significant. Subtract the decimal value found from the decimal number to be converted. With the difference repeat the process to find subsequent hexadecimal characters.

15	Byte	te	8	7		Byte	te		0
15	Char 12	11 CI	Char 8	7	Char	4	3	Char	0
Нех	Dec	Hex	Dec	Hex		Dec	Hex		Dec
0	0	0	0	0		0	0		0
-	4,096	<b>,-</b>	256	-		16	-		_
2	8,192	2	512	2		32	2		2
ო	12,228	က	168	က		48	က		က
4	16,384	4	1,024	4		64	4		4
2	20,480	2	1,280	2		8	2		2
9	24,576	9	1,536	9		96	9		9
7	28,672	7	1,792	7		112	7		7
<b></b>	32,768	œ	2,048	<b>∞</b>		128	8		<b>∞</b>
6	36,864	6	2,304	6		144	6		6
∢	40,960	⋖	2,560	4		160	∢		10
В	45,056	<b>8</b>	2,816	۵		176	ω		11
ပ	49,152	ပ	3,072	ပ		192	ပ		12
۵	53,248	_	3,328	۵		208	۵		13
ш	57,344	ш	3,584	ш		224	ш		14
ட	61,440	ட	3,840	ட		240	ட		15





### Freescale Selfactor, Inc.



# PROGRAMMING MODEL CRYSTAL DEPENDENT TIMING INTERRUPTS

MEMORY MAP OPCODE MAPS

INSTRUCTIONS
ADDRESSING MODES
EXECUTION TIMES
SPECIAL OPERATIONS

REGISTER AND CONTROL BIT ASSIGNMENTS

MECHANICAL DATA HEX/DEC CONVERSION ASCII CHART



PROGRAMMING MODEL CRYSTAL DEPENDENT TIMING INTERRUPTS

MEMORY MAP OPCODE MAPS


INSTRUCTIONS
ADDRESSING MODES
EXECUTION TIMES
SPECIAL OPERATIONS

REGISTER AND CONTROL BIT ASSIGNMENTS

MECHANICAL DATA HEX/DEC CONVERSION ASCII CHART



### Fregsender Semigenductor, Inc.





Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola of any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity Affirmative Action Employer.

#### **Literature Distribution Centers:**

USA: Motorola Literature Distribution

P.O. Box 20912; Phoenix, Arizona 85036

EUROPE: Motorola Ltd.; European Literature Center

88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.

P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong

JAPAN: Nippon Motorola Ltd.

3-20-1 Minamiazabu, Minato-ku, Tokyo 106 Japan

