

Reference Guide

M68HC08RG/AD
Rev. 2, 3/2002

M68HC08
Family Reference Guide



Programming Model





Figure 1. Programming Model

Stacking



1. High byte (H) of index register is not stacked.

Figure 2. Interrupt Stack Frame

NOTE: To maintain compatibility with the M6805 Family, H (the high byte of the index register) is not stacked during interrupt processing. If the interrupt service routine modifies H or uses the indexed addressing mode, it is the user's responsibility to save and restore it prior to returning.




Figure 3. H Register Storage

Interrupt Vector Locations

Table 1. M68HC08 Vectors

Address	Reset	Priority
FFFE	Reset	1
FFFC	SWI	2
FFFA	IREQ[0]	3
:	:	:
FF02	IREQ[124]	127
FF00	IREQ[125]	128

Notation Used in Instruction Set Summary

See [Table 2](#) for the instruction set summary.

Operators

- () = Contents of register or memory location shown inside parentheses
- ← = Is loaded with (read: “gets”)
- & = Boolean AND
- | = Boolean OR
- ⊕ = Boolean exclusive OR
- × = Multiply
- ÷ = Divide
- :
- + = Add
- = Negate (two’s complement)
- « = Sign extend

CPU Registers

- A = Accumulator
- CCR = Condition code register
- H = Index register, higher order (most significant) eight bits
- X = Index register, lower order (least significant) eight bits
- PC = Program counter
- PCH = Program counter, higher order (most significant) eight bits
- PCL = Program counter, lower order (least significant) eight bits
- SP = Stack pointer

Memory and Addressing

- M = A memory location or absolute data, depending on addressing mode
- M:M + \$0001 = A 16-bit value in two consecutive memory locations. The higher-order (most significant) eight bits are located at the address of M, and the lower-order (least significant) eight bits are located at the next higher sequential address.
- rel = The relative offset, which is the two's complement number stored in the last byte of machine code corresponding to a branch instruction

Condition Code Register (CCR) Bits

- V = Two's complement overflow indicator, bit 7
- H = Half carry, bit 4
- I = Interrupt mask, bit 3
- N = Negative indicator, bit 2
- Z = Zero indicator, bit 1
- C = Carry/borrow, bit 0 (carry out of bit 7)

Bit Status BEFORE Execution of an Instruction ($n = 7, 6, 5, \dots 0$)⁽¹⁾

- Mn = Bit *n* of memory location used in operation
- An = Bit *n* of accumulator
- Hn = Bit *n* of index register H
- Xn = Bit *n* of index register X
- bn = Bit *n* of the source operand (M, A, or X)

1. For 2-byte operations such as LDHX, STHX, and CPHX, *n* = 15 refers to bit 15 of the 2-byte word or bit 7 of the most significant (first) byte.

Bit Status AFTER Execution of an Instruction⁽¹⁾

- Rn = Bit *n* of the result of an operation ($n = 7, 6, 5, \dots 0$)

1. For 2-byte operations such as LDHX, STHX, and CPHX, *n* = 15 refers to bit 15 of the 2-byte word or bit 7 of the most significant (first) byte.

CCR Activity Figure Notation

- = Bit not affected
- 0 = Bit forced to 0
- 1 = Bit forced to 1
- † = Bit set or cleared according to results of operation
- U = Undefined after the operation

Machine Coding Notation

- dd* = Low-order eight bits of a direct address \$0000–\$00FF (high byte assumed to be \$00)
- ee* = Upper eight bits of 16-bit offset
- ff* = Lower eight bits of 16-bit offset or 8-bit offset
- ii* = One byte of immediate data
- jj* = High-order byte of a 16-bit immediate data value
- kk* = Low-order byte of a 16-bit immediate data value
- hh* = High-order byte of 16-bit extended address
- ll* = Low-order byte of 16-bit extended address
- rr* = Relative offset

Explanation of Italic Expressions in Source Form Column

- n* = Any label or expression that evaluates to a single integer in the range 0–7
- opr8i* = Any label or expression that evaluates to an 8-bit immediate value
- opr16i* = Any label or expression that evaluates to a 16-bit immediate value
- opr8a* = Any label or expression that evaluates to an 8-bit value. The instruction treats this 8-bit value as the low order eight bits of an address in the direct page of the 64-Kbyte address space (\$00xx).
- opr16a* = Any label or expression that evaluates to a 16-bit value. The instruction treats this value as an address in the 64-Kbyte address space.
- opr8* = Any label or expression that evaluates to an unsigned 8-bit value; used for indexed addressing
- opr16* = Any label or expression that evaluates to a 16-bit value. Since the MC68HC08S has a 16-bit address bus, this can be either a signed or an unsigned value.
- rel* = Any label or expression that refers to an address that is within –128 to +127 locations from the next address after the last byte of object code for the current instruction. The assembler will calculate the 8-bit signed offset and include it in the object code for this instruction.

Address Modes

- INH = Inherent (no operands)
- IMM = 8-bit or 16-bit immediate
- DIR = 8-bit direct
- EXT = 16-bit extended
 - IX = 16-bit indexed no offset
 - IX+ = 16-bit indexed no offset, post increment (CBEQ and MOV only)
 - IX1 = 16-bit indexed with 8-bit offset from H:X
 - IX1+ = 16-bit indexed with 8-bit offset, post increment (CBEQ only)
 - IX2 = 16-bit indexed with 16-bit offset from H:X
- REL = 8-bit relative offset
- SP1 = Stack pointer relative with 8-bit offset
- SP2 = Stack pointer relative with 16-bit offset

Table 2. Instruction Set Summary (Sheet 1 of 8)

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
ADC #opr8i ADC opr8a ADC opr16a ADC oprx16,X ADC oprx8,X ADC ,X ADC oprx16,SP ADC oprx8,SP	Add with Carry	$A \leftarrow (A) + (M) + (C)$	↑	↑	-	↑	↑	↑	IMM DIR EXT IX2 IX1 IX SP2 SP1	A9 ii B9 dd C9 hh ll D9 ee ff E9 ff F9 9ED9 ee ff 9EE9 ff	2 3 4 4 3 2 5 4	
ADD #opr8i ADD opr8a ADD opr16a ADD oprx16,X ADD oprx8,X ADD ,X ADD oprx16,SP ADD oprx8,SP	Add without Carry	$A \leftarrow (A) + (M)$	↑	↑	-	↑	↑	↑	IMM DIR EXT IX2 IX1 IX SP2 SP1	AB ii BB dd CB hh ll DB ee ff EB ff FB 9EDB ee ff 9EEB ff	2 3 4 4 3 2 5 4	
AIS #opr8i	Add Immediate Value (Signed) to Stack Pointer	$SP \leftarrow (SP) + (M)$ M is sign extended to a 16-bit value	-	-	-	-	-	-	IMM	A7 ii	2	
AIX #opr8i	Add Immediate Value (Signed) to Index Register (H:X)	$H:X \leftarrow (H:X) + (M)$ M is sign extended to a 16-bit value	-	-	-	-	-	-	IMM	AF ii	2	
AND #opr8i AND opr8a AND opr16a AND oprx16,X AND oprx8,X AND ,X AND oprx16,SP AND oprx8,SP	Logical AND	$A \leftarrow (A) \& (M)$	0	-	-	↑	↑	-	IMM DIR EXT IX2 IX1 IX SP2 SP1	A4 ii B4 dd C4 hh ll D4 ee ff E4 ff F4 9ED4 ee ff 9EE4 ff	2 3 4 4 3 2 5 4	
ASL opr8a ASLA ASLX ASL oprx8,X ASL ,X ASL oprx8,SP	Arithmetic Shift Left (Same as LSL)		↑	-	-	↑	↑	↑	DIR INH INH IX1 IX SP1	38 dd 48 58 68 ff 78 9E68 ff	4 1 1 4 3 5	
ASR opr8a ASRA ASRX ASR oprx8,X ASR ,X ASR oprx8,SP	Arithmetic Shift Right		↑	-	-	↑	↑	↑	DIR INH INH IX1 IX SP1	37 dd 47 57 67 ff 77 9E67 ff	4 1 1 4 3 5	
BCC rel	Branch if Carry Bit Clear	Branch if (C) = 0	-	-	-	-	-	-	REL	24 rr	3	

Table 2. Instruction Set Summary (Sheet 2 of 8)

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
BCLR <i>n,opr8a</i>	Clear Bit n in Memory	$M_n \leftarrow 0$	-	-	-	-	-	-	DIR (b0)	11	dd	4
			-	-	-	-	-	-	DIR (b1)	13	dd	4
			-	-	-	-	-	-	DIR (b2)	15	dd	4
			-	-	-	-	-	-	DIR (b3)	17	dd	4
			-	-	-	-	-	-	DIR (b4)	19	dd	4
			-	-	-	-	-	-	DIR (b5)	1B	dd	4
			-	-	-	-	-	-	DIR (b6)	1D	dd	4
-	-	-	-	-	-	DIR (b7)	1F	dd	4			
BCS <i>rel</i>	Branch if Carry Bit Set (Same as BLO)	Branch if (C) = 1	-	-	-	-	-	-	REL	25	rr	3
BEQ <i>rel</i>	Branch if Equal	Branch if (Z) = 1	-	-	-	-	-	-	REL	27	rr	3
BGE <i>rel</i>	Branch if Greater Than or Equal To (Signed Operands)	Branch if $(N \oplus V) = 0$	-	-	-	-	-	-	REL	90	rr	3
BGT <i>rel</i>	Branch if Greater Than (Signed Operands)	Branch if $(Z) (N \oplus V) = 0$	-	-	-	-	-	-	REL	92	rr	3
BHCC <i>rel</i>	Branch if Half Carry Bit Clear	Branch if (H) = 0	-	-	-	-	-	-	REL	28	rr	3
BHCS <i>rel</i>	Branch if Half Carry Bit Set	Branch if (H) = 1	-	-	-	-	-	-	REL	29	rr	3
BHI <i>rel</i>	Branch if Higher	Branch if $(C) (Z) = 0$	-	-	-	-	-	-	REL	22	rr	3
BHS <i>rel</i>	Branch if Higher or Same (Same as BCC)	Branch if (C) = 0	-	-	-	-	-	-	REL	24	rr	3
BIH <i>rel</i>	Branch if IRQ Pin High	Branch if IRQ pin = 1	-	-	-	-	-	-	REL	2F	rr	3
BIL <i>rel</i>	Branch if IRQ Pin Low	Branch if IRQ pin = 0	-	-	-	-	-	-	REL	2E	rr	3
BIT # <i>opr8i</i> BIT <i>opr8a</i> BIT <i>opr16a</i> BIT <i>opr16,X</i> BIT <i>opr8,X</i> BIT <i>,X</i> BIT <i>opr16,SP</i> BIT <i>opr8,SP</i>	Bit Test	(A) & (M) (CCR Updated but Operands Not Changed)	0	-	-	†	†	-	IMM DIR EXT IX2 IX1 IX SP2 SP1	A5 B5 C5 D5 E5 F5 9ED5 9EE5	ii dd hh ll ee ff ff ff ee ff ff	2 3 4 4 3 2 5 4
BLE <i>rel</i>	Branch if Less Than or Equal To (Signed Operands)	Branch if $(Z) (N \oplus V) = 1$	-	-	-	-	-	-	REL	93	rr	3
BLO <i>rel</i>	Branch if Lower (Same as BCS)	Branch if (C) = 1	-	-	-	-	-	-	REL	25	rr	3
BLS <i>rel</i>	Branch if Lower or Same	Branch if $(C) (Z) = 1$	-	-	-	-	-	-	REL	23	rr	3
BLT <i>rel</i>	Branch if Less Than (Signed Operands)	Branch if $(N \oplus V) = 1$	-	-	-	-	-	-	REL	91	rr	3
BMC <i>rel</i>	Branch if Interrupt Mask Clear	Branch if (I) = 0	-	-	-	-	-	-	REL	2C	rr	3
BMI <i>rel</i>	Branch if Minus	Branch if (N) = 1	-	-	-	-	-	-	REL	2B	rr	3

Freescale Semiconductor, Inc.

Table 2. Instruction Set Summary (Sheet 3 of 8)

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
BMS <i>rel</i>	Branch if Interrupt Mask Set	Branch if (I) = 1	-	-	-	-	-	-	REL	2D	rr	3
BNE <i>rel</i>	Branch if Not Equal	Branch if (Z) = 0	-	-	-	-	-	-	REL	26	rr	3
BPL <i>rel</i>	Branch if Plus	Branch if (N) = 0	-	-	-	-	-	-	REL	2A	rr	3
BRA <i>rel</i>	Branch Always	No Test	-	-	-	-	-	-	REL	20	rr	3
BRCLR <i>n,opr8a,rel</i>	Branch if Bit <i>n</i> in Memory Clear	Branch if (Mn) = 0	-	-	-	-	-	↑	DIR (b0)	01	dd rr	5
			-	-	-	-	-	↑	DIR (b1)	03	dd rr	5
			-	-	-	-	-	↑	DIR (b2)	05	dd rr	5
			-	-	-	-	-	↑	DIR (b3)	07	dd rr	5
			-	-	-	-	-	↑	DIR (b4)	09	dd rr	5
			-	-	-	-	-	↑	DIR (b5)	0B	dd rr	5
			-	-	-	-	-	↑	DIR (b6)	0D	dd rr	5
-	-	-	-	-	↑	DIR (b7)	0F	dd rr	5			
BRN <i>rel</i>	Branch Never	Uses 3 Bus Cycles	-	-	-	-	-	-	REL	21	rr	3
BRSET <i>n,opr8a,rel</i>	Branch if Bit <i>n</i> in Memory Set	Branch if (Mn) = 1	-	-	-	-	-	↑	DIR (b0)	00	dd rr	5
			-	-	-	-	-	↑	DIR (b1)	02	dd rr	5
			-	-	-	-	-	↑	DIR (b2)	04	dd rr	5
			-	-	-	-	-	↑	DIR (b3)	06	dd rr	5
			-	-	-	-	-	↑	DIR (b4)	08	dd rr	5
			-	-	-	-	-	↑	DIR (b5)	0A	dd rr	5
			-	-	-	-	-	↑	DIR (b6)	0C	dd rr	5
-	-	-	-	-	↑	DIR (b7)	0E	dd rr	5			
BSET <i>n,opr8a</i>	Set Bit <i>n</i> in Memory	Mn ← 1	-	-	-	-	-	-	DIR (b0)	10	dd	4
			-	-	-	-	-	-	DIR (b1)	12	dd	4
			-	-	-	-	-	-	DIR (b2)	14	dd	4
			-	-	-	-	-	-	DIR (b3)	16	dd	4
			-	-	-	-	-	-	DIR (b4)	18	dd	4
			-	-	-	-	-	-	DIR (b5)	1A	dd	4
			-	-	-	-	-	-	DIR (b6)	1C	dd	4
-	-	-	-	-	-	DIR (b7)	1E	dd	4			
BSR <i>rel</i>	Branch to Subroutine	PC ← (PC) + \$0002 push (PCL); SP ← (SP) - \$0001 push (PCH); SP ← (SP) - \$0001 PC ← (PC) + <i>rel</i>	-	-	-	-	-	-	REL	AD	rr	4
CBEQ <i>opr8a,rel</i> CBEQA # <i>opr8i,rel</i> CBEQX # <i>opr8i,rel</i> CBEQ <i>opr8,X+,rel</i> CBEQ <i>,X+,rel</i> CBEQ <i>opr8,SP,rel</i>	Compare and Branch if Equal	Branch if (A) = (M) Branch if (A) = (M) Branch if (X) = (M) Branch if (A) = (M) Branch if (A) = (M) Branch if (A) = (M)	-	-	-	-	-	-	DIR	31	dd rr	5
			-	-	-	-	-	-	IMM	41	ii rr	4
			-	-	-	-	-	-	IMM	51	ii rr	4
			-	-	-	-	-	-	IX1+	61	ff rr	5
			-	-	-	-	-	-	IX+	71	rr	4
			-	-	-	-	-	-	SP1	9E61	ff rr	6
CLC	Clear Carry Bit	C ← 0	-	-	-	-	-	0	INH	98		1
CLI	Clear Interrupt Mask Bit	I ← 0	-	-	0	-	-	-	INH	9A		2

Table 2. Instruction Set Summary (Sheet 4 of 8)

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
CLR <i>opr8a</i> CLRA CLR X CLR H CLR <i>opr8,X</i> CLR <i>,X</i> CLR <i>opr8,SP</i>	Clear	$M \leftarrow \$00$ $A \leftarrow \$00$ $X \leftarrow \$00$ $H \leftarrow \$00$ $M \leftarrow \$00$ $M \leftarrow \$00$ $M \leftarrow \$00$	0	-	-	0	1	-	DIR INH INH INH IX1 IX SP1	3F 4F 5F 8C 6F 7F 9E6F	dd ff ff	3 1 1 1 3 2 4
CMP <i>#opr8i</i> CMP <i>opr8a</i> CMP <i>opr16a</i> CMP <i>opr8,X</i> CMP <i>opr8,X</i> CMP <i>,X</i> CMP <i>opr8,SP</i> CMP <i>opr8,SP</i>	Compare Accumulator with Memory	$(A) - (M)$ (CCR Updated But Operands Not Changed)	‡	-	-	‡	‡	‡	IMM DIR EXT IX2 IX1 IX SP2 SP1	A1 B1 C1 D1 E1 F1 9ED1 9EE1	ii dd hh ll ee ff ff ff ee ff ff	2 3 4 4 3 2 5 4
COM <i>opr8a</i> COMA COM X COM <i>opr8,X</i> COM <i>,X</i> COM <i>opr8,SP</i>	Complement (One's Complement)	$M \leftarrow \overline{(M)} = \$FF - (M)$ $A \leftarrow \overline{(A)} = \$FF - (A)$ $X \leftarrow \overline{(X)} = \$FF - (X)$ $M \leftarrow \overline{(M)} = \$FF - (M)$ $M \leftarrow \overline{(M)} = \$FF - (M)$ $M \leftarrow \overline{(M)} = \$FF - (M)$	0	-	-	‡	‡	1	DIR INH INH IX1 IX SP1	33 43 53 63 73 9E63	dd ff ff	4 1 1 4 3 5
CPHX <i>#opr</i> CPHX <i>opr</i>	Compare Index Register (H:X) with Memory	$(H:X) - (M:M + \$0001)$ (CCR Updated But Operands Not Changed)	‡	-	-	‡	‡	‡	IMM DIR	65 75	jj ii+1 dd	3 4
CPX <i>#opr8i</i> CPX <i>opr8a</i> CPX <i>opr16a</i> CPX <i>opr8,X</i> CPX <i>opr8,X</i> CPX <i>,X</i> CPX <i>opr8,SP</i> CPX <i>opr8,SP</i>	Compare X (Index Register Low) with Memory	$(X) - (M)$ (CCR Updated But Operands Not Changed)	‡	-	-	‡	‡	‡	IMM DIR EXT IX2 IX1 IX SP2 SP1	A3 B3 C3 D3 E3 F3 9ED3 9EE3	ii dd hh ll ee ff ff ff ee ff ff	2 3 4 4 3 2 5 4
DAA	Decimal Adjust Accumulator After ADD or ADC of BCD Values	$(A)_{10}$	U	-	-	‡	‡	‡	INH	72		2
DBNZ <i>opr8a,rel</i> DBNZ <i>rel</i> DBNZ <i>rel</i> DBNZ <i>opr8,X,rel</i> DBNZ <i>,X,rel</i> DBNZ <i>opr8,SP,rel</i>	Decrement and Branch if Not Zero	Decrement A, X, or M Branch if (result) $\neq 0$ DBNZ Affects X Not H	-	-	-	-	-	-	DIR INH INH IX1 IX SP1	3B 4B 5B 6B 7B 9E6B	dd rr rr rr ff rr rr ff rr	5 3 3 5 4 6
DEC <i>opr8a</i> DECA DEC X DEC <i>opr8,X</i> DEC <i>,X</i> DEC <i>opr8,SP</i>	Decrement	$M \leftarrow (M) - \$01$ $A \leftarrow (A) - \$01$ $X \leftarrow (X) - \$01$ $M \leftarrow (M) - \$01$ $M \leftarrow (M) - \$01$ $M \leftarrow (M) - \$01$	‡	-	-	‡	‡	-	DIR INH INH IX1 IX SP1	3A 4A 5A 6A 7A 9E6A	dd ff ff	4 1 1 4 3 5
DIV	Divide	$A \leftarrow (H:A) \div (X)$ H \leftarrow Remainder	-	-	-	-	‡	‡	INH	52		7

Freescale Semiconductor, Inc.

Table 2. Instruction Set Summary (Sheet 5 of 8)

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
EOR #opr8i EOR opr8a EOR opr16a EOR oprx16,X EOR oprx8,X EOR ,X EOR oprx16,SP EOR oprx8,SP	Exclusive OR Memory with Accumulator	$A \leftarrow (A \oplus M)$	0	-	-	↑	↑	-	IMM DIR EXT IX2 IX1 IX SP2 SP1	A8 B8 C8 D8 E8 F8 9ED8 9EE8	ii dd hh ll ee ff ff ff ee ff ff	2 3 4 4 3 2 5 4
INC opr8a INCA INCX INC oprx8,X INC ,X INC oprx8,SP	Increment	$M \leftarrow (M) + \$01$ $A \leftarrow (A) + \$01$ $X \leftarrow (X) + \$01$ $M \leftarrow (M) + \$01$ $M \leftarrow (M) + \$01$ $M \leftarrow (M) + \$01$	↑	-	-	↑	↑	-	DIR INH INH IX1 IX SP1	3C 4C 5C 6C 7C 9E6C	dd dd ff ff ff ff	4 1 1 4 3 5
JMP opr8a JMP opr16a JMP oprx16,X JMP oprx8,X JMP ,X	Jump	$PC \leftarrow \text{Jump Address}$	-	-	-	-	-	-	DIR EXT IX2 IX1 IX	BC CC DC EC FC	dd hh ll ee ff ff ff	2 3 4 3 3
JSR opr8a JSR opr16a JSR oprx16,X JSR oprx8,X JSR ,X	Jump to Subroutine	$PC \leftarrow (PC) + n$ ($n = 1, 2, \text{ or } 3$) Push (PCL); $SP \leftarrow (SP) - \$0001$ Push (PCH); $SP \leftarrow (SP) - \$0001$ $PC \leftarrow \text{Unconditional Address}$	-	-	-	-	-	-	DIR EXT IX2 IX1 IX	BD CD DD ED FD	dd hh ll ee ff ff ff	4 5 6 5 4
LDA #opr8i LDA opr8a LDA opr16a LDA oprx16,X LDA oprx8,X LDA ,X LDA oprx16,SP LDA oprx8,SP	Load Accumulator from Memory	$A \leftarrow (M)$	0	-	-	↑	↑	-	IMM DIR EXT IX2 IX1 IX SP2 SP1	A6 B6 C6 D6 E6 F6 9ED6 9EE6	ii dd hh ll ee ff ff ff ee ff ff	2 3 4 4 3 2 5 4
LDHX #opr LDHX opr	Load Index Register (H:X) from Memory	$H:X \leftarrow (M:M + \$0001)$	0	-	-	↑	↑	-	IMM DIR	45 55	ii jj dd	3 4
LDX #opr8i LDX opr8a LDX opr16a LDX oprx16,X LDX oprx8,X LDX ,X LDX oprx16,SP LDX oprx8,SP	Load X (Index Register Low) from Memory	$X \leftarrow (M)$	0	-	-	↑	↑	-	IMM DIR EXT IX2 IX1 IX SP2 SP1	AE BE CE DE EE FE 9EDE 9EEE	ii dd hh ll ee ff ff ff ee ff ff	2 3 4 4 3 2 5 4
LSL opr8a LSLA LSLX LSL oprx8,X LSL ,X LSL oprx8,SP	Logical Shift Left (Same as ASL)		↑	-	-	↑	↑	↑	DIR INH INH IX1 IX SP1	38 48 58 68 78 9E68	dd dd ff ff ff ff	4 1 1 4 3 5

Table 2. Instruction Set Summary (Sheet 6 of 8)

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
LSR <i>opr8a</i> LSRA LSRX LSR <i>opr8,X</i> LSR <i>,X</i> LSR <i>opr8,SP</i>	Logical Shift Right		↑	-	-	0	↑	↑	DIR INH IX1 IX SP1	34 44 54 64 74 9E64	dd ff ff	4 1 1 4 3 5
MOV <i>opr8a,opr8a</i> MOV <i>opr8a,X+</i> MOV <i>#opr8i,opr8a</i> MOV <i>,X+,opr8a</i>	Move	$(M)_{\text{destination}} \leftarrow (M)_{\text{source}}$ $H:X \leftarrow (H:X) + \$0001$ in IX+/DIR and DIR/IX+ Modes	0	-	-	↑	↑	-	DIR/DIR DIR/IX+ IMM/DIR IX+/DIR	4E 5E 6E 7E	dd dd dd ii dd dd	5 4 4 4
MUL	Unsigned multiply	$X:A \leftarrow (X) \times (A)$	-	0	-	-	-	0	INH	42		5
NEG <i>opr8a</i> NEGA NEGX NEG <i>opr8,X</i> NEG <i>,X</i> NEG <i>opr8,SP</i>	Negate (Two's Complement)	$M \leftarrow -(M) = \$00 - (M)$ $A \leftarrow -(A) = \$00 - (A)$ $X \leftarrow -(X) = \$00 - (X)$ $M \leftarrow -(M) = \$00 - (M)$ $M \leftarrow -(M) = \$00 - (M)$ $M \leftarrow -(M) = \$00 - (M)$	↑	-	-	↑	↑	↑	DIR INH INH IX1 IX SP1	30 40 50 60 70 9E60	dd ff ff	4 1 1 4 3 5
NOP	No Operation	Uses 1 Bus Cycle	-	-	-	-	-	-	INH	9D		1
NSA	Nibble Swap Accumulator	$A \leftarrow (A[3:0]:A[7:4])$	-	-	-	-	-	-	INH	62		3
ORA <i>#opr8i</i> ORA <i>opr8a</i> ORA <i>opr16a</i> ORA <i>opr16,X</i> ORA <i>opr8,X</i> ORA <i>,X</i> ORA <i>opr16,SP</i> ORA <i>opr8,SP</i>	Inclusive OR Accumulator and Memory	$A \leftarrow (A) (M)$	0	-	-	↑	↑	-	IMM DIR EXT IX2 IX1 IX SP2 SP1	AA BA CA DA EA FA 9EDA 9EEA	ii dd hh ll ee ff ff ff ee ff ff	2 3 4 4 3 2 5 4
PSHA	Push Accumulator onto Stack	Push (A); $SP \leftarrow (SP) - \$0001$	-	-	-	-	-	-	INH	87		2
PSHH	Push H (Index Register High) onto Stack	Push (H); $SP \leftarrow (SP) - \$0001$	-	-	-	-	-	-	INH	8B		2
PSHX	Push X (Index Register Low) onto Stack	Push (X); $SP \leftarrow (SP) - \$0001$	-	-	-	-	-	-	INH	89		2
PULA	Pull Accumulator from Stack	$SP \leftarrow (SP + \$0001)$; Pull (A)	-	-	-	-	-	-	INH	86		2
PULH	Pull H (Index Register High) from Stack	$SP \leftarrow (SP + \$0001)$; Pull (H)	-	-	-	-	-	-	INH	8A		2
PULX	Pull X (Index Register Low) from Stack	$SP \leftarrow (SP + \$0001)$; Pull (X)	-	-	-	-	-	-	INH	88		2
ROL <i>opr8a</i> ROLA ROLX ROL <i>opr8,X</i> ROL <i>,X</i> ROL <i>opr8,SP</i>	Rotate Left through Carry		↑	-	-	↑	↑	↑	DIR INH INH IX1 IX SP1	39 49 59 69 79 9E69	dd ff ff	4 1 1 4 3 5

Table 2. Instruction Set Summary (Sheet 7 of 8)


Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
ROR <i>opr8a</i> RORA RORX ROR <i>opr8,X</i> ROR <i>,X</i> ROR <i>opr8,SP</i>	Rotate Right through Carry		↑	-	-	↑	↑	↑	DIR INH INH IX1 IX SP1	36 46 56 66 76 9E66	dd ff ff	4 1 1 4 3 5
RSP	Reset Stack Pointer	SP ← \$FF (High Byte Not Affected)	-	-	-	-	-	-	INH	9C		1
RTI	Return from Interrupt	SP ← (SP) + \$0001; Pull (CCR) SP ← (SP) + \$0001; Pull (A) SP ← (SP) + \$0001; Pull (X) SP ← (SP) + \$0001; Pull (PCH) SP ← (SP) + \$0001; Pull (PCL)	↑	↑	↑	↑	↑	↑	INH	80		7
RTS	Return from Subroutine	SP ← SP + \$0001; Pull (PCH) SP ← SP + \$0001; Pull (PCL)	-	-	-	-	-	-	INH	81		4
SBC <i>#opr8i</i> SBC <i>opr8a</i> SBC <i>opr16a</i> SBC <i>opr16,X</i> SBC <i>opr8,X</i> SBC <i>,X</i> SBC <i>opr16,SP</i> SBC <i>opr8,SP</i>	Subtract with Carry	A ← (A) - (M) - (C)	↑	-	-	↑	↑	↑	IMM DIR EXT IX2 IX1 IX SP2 SP1	A2 B2 C2 D2 E2 F2 9ED2 9EE2	ii dd hh ll ee ff ff ff ee ff ff	2 3 4 4 3 2 5 4
SEC	Set Carry Bit	C ← 1	-	-	-	-	-	1	INH	99		1
SEI	Set Interrupt Mask Bit	I ← 1	-	-	1	-	-	-	INH	9B		2
STA <i>opr8a</i> STA <i>opr16a</i> STA <i>opr16,X</i> STA <i>opr8,X</i> STA <i>,X</i> STA <i>opr16,SP</i> STA <i>opr8,SP</i>	Store Accumulator in Memory	M ← (A)	0	-	-	↑	↑	-	DIR EXT IX2 IX1 IX SP2 SP1	B7 C7 D7 E7 F7 9ED7 9EE7	dd hh ll ee ff ff ff ee ff ff	3 4 4 3 2 5 4
STHX <i>opr</i>	Store H:X (Index Reg.)	(M:M + \$0001) ← (H:X)	0	-	-	↑	↑	-	DIR	35	dd	4
STOP	Enable Interrupts: Stop Processing Refer to MCU Documentation	I bit ← 0; Stop Processing	-	-	0	-	-	-	INH	8E		1
STX <i>opr8a</i> STX <i>opr16a</i> STX <i>opr16,X</i> STX <i>opr8,X</i> STX <i>,X</i> STX <i>opr16,SP</i> STX <i>opr8,SP</i>	Store X (Low 8 Bits of Index Register) in Memory	M ← (X)	0	-	-	↑	↑	-	DIR EXT IX2 IX1 IX SP2 SP1	BF CF DF EF FF 9EDF 9EEF	dd hh ll ee ff ff ff ee ff ff	3 4 4 3 2 5 4

Table 2. Instruction Set Summary (Sheet 8 of 8)

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
SUB #opr8i SUB opr8a SUB opr16a SUB oprx16,X SUB oprx8,X SUB ,X SUB oprx16,SP SUB oprx8,SP	Subtract	$A \leftarrow (A) - (M)$	‡	-	-	‡	‡	‡	IMM DIR EXT IX2 IX1 IX SP2 SP1	A0 ii B0 dd C0 hh ll D0 ee ff E0 ff F0 9ED0 ee ff 9EE0 ff	2 3 4 4 3 2 5 4	
SWI	Software Interrupt	$PC \leftarrow (PC) + \$0001$ Push (PCL); $SP \leftarrow (SP) - \$0001$ Push (PCH); $SP \leftarrow (SP) - \$0001$ Push (X); $SP \leftarrow (SP) - \$0001$ Push (A); $SP \leftarrow (SP) - \$0001$ Push (CCR); $SP \leftarrow (SP) - \$0001$ $I \leftarrow 1$; PCH \leftarrow Interrupt Vector High Byte PCL \leftarrow Interrupt Vector Low Byte	-	-	1	-	-	-	INH	83	9	
TAP	Transfer Accumulator to CCR	$CCR \leftarrow (A)$	‡	‡	‡	‡	‡	‡	INH	84	2	
TAX	Transfer Accumulator to X (Index Register Low)	$X \leftarrow (A)$	-	-	-	-	-	-	INH	97	1	
TPA	Transfer CCR to Accumulator	$A \leftarrow (CCR)$	-	-	-	-	-	-	INH	85	1	
TST opr8a TSTA TSTX TST oprx8,X TST ,X TST oprx8,SP	Test for Negative or Zero	$(M) - \$00$ $(A) - \$00$ $(X) - \$00$ $(M) - \$00$ $(M) - \$00$ $(M) - \$00$	0	-	-	‡	‡	-	DIR INH INH IX1 IX SP1	3D dd 4D 5D 6D ff 7D 9E6D ff	3 1 1 3 2 4	
TSX	Transfer SP to Index Reg.	$H:X \leftarrow (SP) + \$0001$	-	-	-	-	-	-	INH	95	2	
TXA	Transfer X (Index Reg. Low) to Accumulator	$A \leftarrow (X)$	-	-	-	-	-	-	INH	9F	1	
TXS	Transfer Index Reg. to SP	$SP \leftarrow (H:X) - \$0001$	-	-	-	-	-	-	INH	94	2	
WAIT	Enable Interrupts; Wait for Interrupt	$I \text{ bit} \leftarrow 0$; Halt CPU	-	-	0	-	-	-	INH	8F	1	

Freescale Semiconductor, Inc.

Addressing Modes

Inherent (INH)	The inherent addressing mode has no operand because the opcode contains all information necessary to carry out the instruction. Most inherent instructions are one byte long.
Immediate (IMM)	The operand in immediate mode instructions is contained in the byte(s) immediately following the opcode. The immediate value is one or two bytes, depending on the size of the register involved in the instruction.
Direct (DIR)	Most direct mode instructions can access any of the first 256 memory addresses with two bytes. The first byte is the opcode, and the second byte is the low byte of the operand address. The high byte of the address is assumed to be \$00.
Extended (EXT)	Extended mode instructions are three bytes in length and can access any address in a 64-Kbyte memory map. The first byte is the opcode. The following two bytes are the operand addresses.
Indexed (IX, IX1, and IX2)	Indexed mode instructions access data with variable addresses. The effective address (EA) of the operand is determined by the contents of the register (H:X) added to a zero, 8-bit, or 16-bit offset. For one-byte, zero-offset mode instructions (IX), X (index register low) contains the low byte of the EA of the operand. The value of H (index register high) is \$00 if none of the HC08 instructions that modify H are used, assuring source code compatibility with HC05 Family instructions. The sum of H:X is the EA of the operand. For two-byte, 8-bit offset mode instructions (IX1) the unsigned bytes in H:X added to the unsigned byte following the opcode constitutes the EA of the operand. For three byte, 16-bit offset mode instructions (IX2), the unsigned bytes in H:X added to the 16-bit unsigned word following the opcode constitute the EA of the operand.
Stack Pointer (SP1 and SP2)	Stack pointer (SP) mode instructions operate like indexed instructions, except that the offset is added to the 16-bit SP. Stack pointer, 8-bit offset instructions (SP1) are three-byte instructions. The EA of the operand is formed by adding the unsigned byte in the SP register to the unsigned byte following the opcode. Stack pointer, 16-bit offset instructions (SP2) are four-byte instructions. The EA of the operand is formed by adding the unsigned bytes in the 16-bit SP register to the 16-bit unsigned word following the opcode.

Relative (REL)

Conditional branch instructions use the relative addressing mode. The EA of the operand depends on whether or not the branch is taken. If a branch is taken, the EA of the operand is formed by adding the signed byte following the opcode to the value of the PC, and the PC is loaded with the EA. If no branch is taken, the EA is the contents of the PC.

Memory to Memory (IMD, DD, IX+D, and DIX+)

Memory to memory immediate to direct (IMD) is a three-byte addressing mode. The operand in the byte immediately following the opcode is stored in the direct page location addressed by the second byte following the opcode.

Memory to memory direct to direct (DD) is a three-byte addressing mode. The operand in the byte immediately following the opcode is stored in the direct page location addressed by the second byte following the opcode.

Memory to memory indexed to direct with post increment of H:X (IX+D) is a two-byte addressing mode. The operand addressed by H:X is stored in the direct page location addressed by the byte following the opcode.

Memory to memory direct to indexed with post increment of H:X (DIX+) is a two-byte addressing mode. The operand in the direct page location addressed by the byte immediately following the opcode is stored in the location addressed by H:X.

Indexed and Indexed 8-Bit Offset with Post Increment (IX+ and IX1+)

Indexed, no offset with post increment mode instructions (IX+) are two-byte instructions that address operands, then increment H:X. The EA of the operand is derived by adding X (low byte) to H (high byte). Indexed, 8-bit offset with post increment mode instructions (IX1+) are three-byte instructions that address operands with variable addresses, then increment H:X. The EA of the operand is derived by adding X (low byte) with H (high byte).

Opcode Map

See [Table 3](#).

Hexadecimal to ASCII Conversion

See [Table 4](#).

Table 3. M68HC08 Opcode Map

HIGH LOW	Bit-Manipulation		Branch		Read-Modify-Write			Control			Register/Memory								
	DIR	DIR	REL	REL	INH	INH	IX1	SP1	IX	INH	INH	IMM	DIR	EXT	IX2	SP2	IX1	SP1	IX
0	BRSET0 ⁵ _{3 DIR}	BSET0 ⁴ _{2 DIR}	BRA ³ _{2 REL}	NEG ⁴ _{2 DIR}	NEGA ¹ _{1 INH}	NEGA ¹ _{1 INH}	NEG ⁴ _{2 IX1}	NEG ⁵ _{3 SP1}	NEG ³ _{1 IX}	RTI ⁷ _{1 INH}	BGE ³ _{2 REL}	SUB ² _{2 IMM}	SUB ³ _{2 DIR}	SUB ⁴ _{3 EXT}	SUB ⁴ _{2 IX2}	SUB ⁵ _{4 SP2}	SUB ³ _{2 IX1}	SUB ⁴ _{3 SP1}	SUB ² _{1 IX}
1	BRCLR0 ⁵ _{3 DIR}	BCLR0 ⁴ _{2 DIR}	BRN ³ _{2 REL}	CBEQ ⁵ _{3 DIR}	CBEQA ⁴ _{3 IMM}	CBEQ ⁴ _{3 IX1+}	CBEQ ⁶ _{4 SP1}	CBEQ ⁶ _{4 SP1}	CBEQ ⁴ _{3 IX+}	RTS ⁴ _{1 INH}	BLT ³ _{2 REL}	CMP ² _{2 IMM}	CMP ³ _{2 DIR}	CMP ⁴ _{3 EXT}	CMP ⁴ _{3 IX2}	CMP ⁵ _{4 SP2}	CMP ³ _{2 IX1}	CMP ⁴ _{3 SP1}	CMP ² _{1 IX}
2	BRSET1 ⁵ _{3 DIR}	BSET1 ⁴ _{2 DIR}	BHI ³ _{2 REL}	MUL ⁵ _{3 DIR}	MUL ¹ _{1 INH}	NSA ⁷ _{1 INH}	NSA ³ _{1 INH}	NSA ³ _{1 INH}	DAA ⁴ _{3 IX}		BGT ³ _{2 REL}	SBC ² _{2 IMM}	SBC ³ _{2 DIR}	SBC ⁴ _{3 EXT}	SBC ⁴ _{3 IX2}	SBC ⁵ _{4 SP2}	SBC ³ _{2 IX1}	SBC ⁴ _{3 SP1}	SBC ² _{1 IX}
3	BRCLR1 ⁵ _{3 DIR}	BCLR1 ⁴ _{2 DIR}	BLS ³ _{2 REL}	COM ⁴ _{3 DIR}	COMA ¹ _{1 INH}	COM ¹ _{1 INH}	COM ⁴ _{3 IX1}	COM ⁵ _{3 SP1}	COM ³ _{1 IX}	SWI ⁹ _{1 INH}	BLE ³ _{2 REL}	CPX ² _{2 IMM}	CPX ³ _{2 DIR}	CPX ⁴ _{3 EXT}	CPX ⁴ _{3 IX2}	CPX ⁵ _{4 SP2}	CPX ³ _{2 IX1}	CPX ⁴ _{3 SP1}	CPX ² _{1 IX}
4	BRSET2 ⁵ _{3 DIR}	BSET2 ⁴ _{2 DIR}	BCC ³ _{2 REL}	LSR ⁴ _{3 DIR}	LSRA ¹ _{1 INH}	LSR ⁴ _{3 IX1}	LSR ⁵ _{3 SP1}	LSR ⁵ _{3 SP1}	LSR ³ _{1 IX}	TAP ² _{1 INH}	TXS ² _{1 INH}	AND ² _{2 IMM}	AND ³ _{2 DIR}	AND ⁴ _{3 EXT}	AND ⁴ _{3 IX2}	AND ⁵ _{4 SP2}	AND ³ _{2 IX1}	AND ⁴ _{3 SP1}	AND ² _{1 IX}
5	BRCLR2 ⁵ _{3 DIR}	BCLR2 ⁴ _{2 DIR}	BCS ³ _{2 REL}	STHX ⁴ _{3 DIR}	LDHX ⁴ _{3 IMM}	CPHX ⁴ _{3 IMM}	CPHX ³ _{1 INH}	CPHX ³ _{1 INH}	CPHX ² _{1 INH}	TPA ¹ _{1 INH}	TSX ¹ _{1 INH}	BIT ² _{2 IMM}	BIT ³ _{2 DIR}	BIT ⁴ _{3 EXT}	BIT ⁴ _{3 IX2}	BIT ⁵ _{4 SP2}	BIT ³ _{2 IX1}	BIT ⁴ _{3 SP1}	BIT ² _{1 IX}
6	BRSET3 ⁵ _{3 DIR}	BSET3 ⁴ _{2 DIR}	BNE ³ _{2 REL}	ROR ⁴ _{3 DIR}	RORA ¹ _{1 INH}	ROR ³ _{1 INH}	ROR ⁵ _{3 SP1}	ROR ⁵ _{3 SP1}	ROR ³ _{1 IX}	PULA ² _{1 INH}		LDA ² _{2 IMM}	LDA ³ _{2 DIR}	LDA ⁴ _{3 EXT}	LDA ⁴ _{3 IX2}	LDA ⁵ _{4 SP2}	LDA ³ _{2 IX1}	LDA ⁴ _{3 SP1}	LDA ² _{1 IX}
7	BRCLR3 ⁵ _{3 DIR}	BCLR3 ⁴ _{2 DIR}	BEQ ³ _{2 REL}	ASR ⁴ _{3 DIR}	ASRA ¹ _{1 INH}	ASR ¹ _{1 INH}	ASR ⁴ _{3 SP1}	ASR ⁵ _{3 SP1}	ASR ³ _{1 IX}	PSHA ² _{1 INH}	TAX ¹ _{1 INH}	AIS ² _{2 IMM}	STA ² _{2 DIR}	STA ³ _{2 EXT}	STA ⁴ _{3 IX2}	STA ⁵ _{4 SP2}	STA ³ _{2 IX1}	STA ⁴ _{3 SP1}	STA ² _{1 IX}
8	BRSET4 ⁵ _{3 DIR}	BSET4 ⁴ _{2 DIR}	BHCC ³ _{2 REL}	LSL ⁴ _{3 DIR}	LSLA ¹ _{1 INH}	LSL ¹ _{1 INH}	LSL ⁴ _{3 SP1}	LSL ⁵ _{3 SP1}	LSL ³ _{1 IX}	PULX ² _{1 INH}	CLC ¹ _{1 INH}	EOR ² _{2 IMM}	EOR ³ _{2 DIR}	EOR ⁴ _{3 EXT}	EOR ⁴ _{3 IX2}	EOR ⁵ _{4 SP2}	EOR ³ _{2 IX1}	EOR ⁴ _{3 SP1}	EOR ² _{1 IX}
9	BRCLR4 ⁵ _{3 DIR}	BCLR4 ⁴ _{2 DIR}	BHCS ³ _{2 REL}	ROL ⁴ _{3 DIR}	ROLA ¹ _{1 INH}	ROL ¹ _{1 INH}	ROL ⁴ _{3 SP1}	ROL ⁵ _{3 SP1}	ROL ³ _{1 IX}	PSHX ² _{1 INH}	SEC ¹ _{1 INH}	ADC ² _{2 IMM}	ADC ³ _{2 DIR}	ADC ⁴ _{3 EXT}	ADC ⁴ _{3 IX2}	ADC ⁵ _{4 SP2}	ADC ³ _{2 IX1}	ADC ⁴ _{3 SP1}	ADC ² _{1 IX}
A	BRSET5 ⁵ _{3 DIR}	BSET5 ⁴ _{2 DIR}	BPL ³ _{2 REL}	DEC ⁴ _{3 DIR}	DECA ¹ _{1 INH}	DEC ¹ _{1 INH}	DEC ⁴ _{3 SP1}	DEC ⁵ _{3 SP1}	DEC ³ _{1 IX}	PULH ² _{1 INH}	CLI ² _{1 INH}	ORA ² _{2 IMM}	ORA ³ _{2 DIR}	ORA ⁴ _{3 EXT}	ORA ⁴ _{3 IX2}	ORA ⁵ _{4 SP2}	ORA ³ _{2 IX1}	ORA ⁴ _{3 SP1}	ORA ² _{1 IX}
B	BRCLR5 ⁵ _{3 DIR}	BCLR5 ⁴ _{2 DIR}	BMI ³ _{2 REL}	DBNZ ⁵ _{3 DIR}	DBNZA ³ _{2 INH}	DBNZ ³ _{1 INH}	DBNZ ⁵ _{3 SP1}	DBNZ ⁶ _{4 SP1}	DBNZ ⁴ _{3 IX}	PSHH ² _{1 INH}	SEI ² _{1 INH}	ADD ² _{2 IMM}	ADD ³ _{2 DIR}	ADD ⁴ _{3 EXT}	ADD ⁴ _{3 IX2}	ADD ⁵ _{4 SP2}	ADD ³ _{2 IX1}	ADD ⁴ _{3 SP1}	ADD ² _{1 IX}
C	BRSET6 ⁵ _{3 DIR}	BSET6 ⁴ _{2 DIR}	BMC ³ _{2 REL}	INC ⁴ _{3 DIR}	INCA ¹ _{1 INH}	INC ¹ _{1 INH}	INC ⁴ _{3 SP1}	INC ⁵ _{3 SP1}	INC ³ _{1 IX}	CLRH ¹ _{1 INH}	RSP ¹ _{1 INH}	JMP ² _{2 IMM}	JMP ³ _{2 DIR}	JMP ⁴ _{3 EXT}	JMP ⁴ _{3 IX2}	JMP ⁵ _{4 SP2}	JMP ³ _{2 IX1}	JMP ⁴ _{3 SP1}	JMP ² _{1 IX}
D	BRCLR6 ⁵ _{3 DIR}	BCLR6 ⁴ _{2 DIR}	BMS ³ _{2 REL}	TSTA ³ _{2 DIR}	TSTA ¹ _{1 INH}	TSTX ¹ _{1 INH}	TST ³ _{1 INH}	TST ⁴ _{3 SP1}	TST ² _{1 IX}		NOP ¹ _{1 INH}	BSR ⁴ _{2 REL}	JSR ⁴ _{2 DIR}	JSR ⁵ _{3 EXT}	JSR ⁶ _{4 IX2}	JSR ⁵ _{4 SP2}	JSR ² _{1 IX}	JSR ⁴ _{3 SP1}	JSR ² _{1 IX}
E	BRSET7 ⁵ _{3 DIR}	BSET7 ⁴ _{2 DIR}	BIL ³ _{2 REL}	MOV ⁴ _{3 DIR}	MOV ⁵ _{3 DD}	MOV ⁴ _{3 DIX+}	MOV ⁴ _{3 IMD}	MOV ⁵ _{4 SP1}	MOV ² _{1 IX+D}	STOP ¹ _{1 INH}	*	LDX ² _{2 IMM}	LDX ³ _{2 DIR}	LDX ⁴ _{3 EXT}	LDX ⁴ _{3 IX2}	LDX ⁵ _{4 SP2}	LDX ³ _{2 IX1}	LDX ⁴ _{3 SP1}	LDX ² _{1 IX}
F	BRCLR7 ⁵ _{3 DIR}	BCLR7 ⁴ _{2 DIR}	BIH ³ _{2 REL}	CLR ⁴ _{3 DIR}	CLRA ¹ _{1 INH}	CLR ¹ _{1 INH}	CLR ⁴ _{3 SP1}	CLR ⁵ _{3 SP1}	CLR ² _{1 IX}	WAIT ¹ _{1 INH}	TXA ¹ _{1 INH}	AIX ² _{2 IMM}	STX ³ _{2 DIR}	STX ⁴ _{3 EXT}	STX ⁴ _{3 IX2}	STX ⁵ _{4 SP2}	STX ³ _{2 IX1}	STX ⁴ _{3 SP1}	STX ² _{1 IX}

INH Inherent
IMM Immediate
DIR Direct
EXT Extended
DD Direct-Direct
IX+D Indexed-Direct
IX+D *Pre-byte for stack pointer indexed instructions

REL Relative indexed, No Offset
IX Indexed, 8-Bit Offset
IX1 Indexed, 8-Bit Offset
IX2 Indexed, 16-Bit Offset
IMD Immediate-Direct
DIX+ Direct-Indexed
DIX+ Direct-Indexed

SP1 Stack Pointer, 8-Bit Offset
SP2 Stack Pointer, 16-Bit Offset
IX+ Indexed, No Offset with Post Increment
IX1+ Indexed, 1-Byte Offset with Post Increment

High Byte of Opcode in Hexadecimal **F**

Low Byte of Opcode in Hexadecimal **0**

HC08 Cycles
Opcode Mnemonic
Number of Bytes / Addressing Mode

F SUB
0 SUB

Table 4. Hexadecimal to ASCII Conversion

Hex	ASCII	Hex	ASCII	Hex	ASCII	Hex	ASCII
\$00	NUL	\$20	SP <i>space</i>	\$40	@	\$60	' <i>grave</i>
\$01	SOH	\$21	!	\$41	A	\$61	a
\$02	STX	\$22	" <i>quote</i>	\$42	B	\$62	b
\$03	ETX	\$23	#	\$43	C	\$63	c
\$04	EOT	\$24	\$	\$44	D	\$64	d
\$05	ENQ	\$25	%	\$45	E	\$65	e
\$06	ACK	\$26	&	\$46	F	\$66	f
\$07	BEL <i>beep</i>	\$27	' <i>apost.</i>	\$47	G	\$67	g
\$08	BS <i>back sp</i>	\$28	(\$48	H	\$68	h
\$09	HT <i>tab</i>	\$29)	\$49	I	\$69	i
\$0A	LF <i>linefeed</i>	\$2A	*	\$4A	J	\$6A	j
\$0B	VT	\$2B	+	\$4B	K	\$6B	k
\$0C	FF	\$2C	, <i>comma</i>	\$4C	L	\$6C	l
\$0D	CR <i>return</i>	\$2D	- <i>dash</i>	\$4D	M	\$6D	m
\$0E	SO	\$2E	. <i>period</i>	\$4E	N	\$6E	n
\$0F	SI	\$2F	/	\$4F	O	\$6F	o
\$10	DLE	\$30	0	\$50	P	\$70	p
\$11	DC1	\$31	1	\$51	Q	\$71	q
\$12	DC2	\$32	2	\$52	R	\$72	r
\$13	DC3	\$33	3	\$53	S	\$73	s
\$14	DC4	\$34	4	\$54	T	\$74	t
\$15	NAK	\$35	5	\$55	U	\$75	u
\$16	SYN	\$36	6	\$56	V	\$76	v
\$17	ETB	\$37	7	\$57	W	\$77	w
\$18	CAN	\$38	8	\$58	X	\$78	x
\$19	EM	\$39	9	\$59	Y	\$79	y
\$1A	SUB	\$3A	:	\$5A	Z	\$7A	z
\$1B	ESCAPE	\$3B	;	\$5B	[\$7B	{
\$1C	FS	\$3C	<	\$5C	\	\$7C	
\$1D	GS	\$3D	=	\$5D]	\$7D	}
\$1E	RS	\$3E	>	\$5E	^	\$7E	~
\$1F	US	\$3F	?	\$5F	_ <i>under</i>	\$7F	DEL <i>delete</i>

Hexadecimal to Decimal Conversion

To convert a hexadecimal number (up to four hexadecimal digits) to decimal, look up the decimal equivalent of each hexadecimal digit in [Table 5](#). The decimal equivalent of the original hexadecimal number is the sum of the weights found in the table for all hexadecimal digits.

Table 5. Hexadecimal to/from Decimal Conversion

15		Bit		8		7		Bit		0					
15		12		11		8		7		4		3		0	
4th Hex Digit				3rd Hex Digit				2nd Hex Digit				1st Hex Digit			
Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal		
0	0	0	0	0	0	0	0	0	0	0	0	0	0		
1	4,096	1	256	1	16	1	1	1	1	1	1	1	1		
2	8,192	2	512	2	32	2	2	2	2	2	2	2	2		
3	12,288	3	768	3	48	3	3	3	3	3	3	3	3		
4	16,384	4	1,024	4	64	4	4	4	4	4	4	4	4		
5	20,480	5	1,280	5	80	5	5	5	5	5	5	5	5		
6	24,576	6	1,536	6	96	6	6	6	6	6	6	6	6		
7	28,672	7	1,792	7	112	7	7	7	7	7	7	7	7		
8	32,768	8	2,048	8	128	8	8	8	8	8	8	8	8		
9	36,864	9	2,304	9	144	9	9	9	9	9	9	9	9		
A	40,960	A	2,560	A	160	A	10	A	10	A	10	A	10		
B	45,056	B	2,816	B	176	B	11	B	11	B	11	B	11		
C	49,152	C	3,072	C	192	C	12	C	12	C	12	C	12		
D	53,248	D	3,328	D	208	D	13	D	13	D	13	D	13		
E	57,344	E	3,484	E	224	E	14	E	14	E	14	E	14		
F	61,440	F	3,840	F	240	F	15	F	15	F	15	F	15		

Decimal to Hexadecimal Conversion

To convert a decimal number (up to $65,535_{10}$) to hexadecimal, find the largest decimal number in [Table 5](#) that is less than or equal to the number you are converting. The corresponding hexadecimal digit is the most significant hexadecimal digit of the result. Subtract the decimal number found from the original decimal number to get the *remaining decimal value*. Repeat the procedure using the remaining decimal value for each subsequent hexadecimal digit.

HOW TO REACH US:**USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution;
P.O. Box 5405, Denver, Colorado 80217
1-303-675-2140 or 1-800-441-2447

JAPAN:

Motorola Japan Ltd.; SPS, Technical Information Center,
3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan
81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.;
Silicon Harbour Centre, 2 Dai King Street,
Tai Po Industrial Estate, Tai Po, N.T., Hong Kong
852-26668334

TECHNICAL INFORMATION CENTER:

1-800-521-6274

HOME PAGE:

<http://www.motorola.com/semiconductors>

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2002

M68HC08RG/AD

**For More Information On This Product,
Go to: www.freescale.com**