# ... Jescale Semiconductor Quick Start Guide

Document Number: MC13852434QSG Rev. 0, 11/2010

# MC13852 Evaluation Board Quick Start — 434 MHz

# INTRODUCTION

This evaluation board design demonstrates one possible design at 2.75 V and 4 or 5 mA that satisfies competing requirements for NF, IP3, gain, return losses and current consumption with unconditional stability. By changing any of the requirements, the performance for a particular parameter can be improved to meet a particular spec requirement.

This circuit was designed to provide NF < 1.7 dB, S21 gain > 18 dB using R1 = 1.2 k $\Omega$  and 1.5 k $\Omega$ .

OIP3 is preserved in bypass mode for high input signal conditions when the LNA is bypassed to lower gain and current draw.

Return losses are also preserved in bypass mode for excellent matching.

Gain or NF can be improved with matching changes to meet specific requirements.

Input return loss can be improved by increasing L1 to 33 nH, with NF increasing by 0.25 dB.

Resistor R3 is used to de-Q output inductor L2 and adjust gain and return losses. Lowering R3 lowers gain and improves return losses.

Bias resistor R1 is used to adjust for the desired current drain and IP3 performance.

The LNA is bias stabilized for variations in device and temperature.

NOTE: Tables 1 and 2 list measured parameters on three typical evaluation boards and are meant as a guide to the RF performance possible for this application circuit. Variations in matching component performance may result in variation in evaluation board performance results.

**Table 1. Evaluation Board Measurements** (434 MHz,  $V_{CC}$  = 2.75 V, Frequency Spacing = 200 kHz, Non-Linear Measurements at  $P_{in}$  = -30 dBm)

Serial #	R1	Mode	Input Power (dBm)	Output Power (dBm)	Power Gain (dB)	Output IP3 (dBm)	Input IP3 (dBm)	Output Ref P <sub>1dB</sub> (dBm)	Input Ref P <sub>1dB</sub> (dBm)	NF (dB)	I <sub>CC</sub> (mA)
11	1.2k	Active	-30	-9.76	20.24	10.49	-9.75	7.84	-12.4	1.66	5.25
11	1.2k	Bypass	-30	-38.4	-8.40	16.5	24.9	_	_	8.82	106 nA
12	1.2k	Active	-30	-9.74	20.26	10.56	-9.7	7.76	-12.5	1.66	5.38
12	1.2k	Bypass	-30	-38.59	-8.59	16.51	25.1	_	_	9.06	1.2 μΑ
13	1.2k	Active	-30	-9.57	20.43	10.78	-9.65	7.73	-12.7	1.64	5.5
13	1.2k	Bypass	-30	-38.6	-8.6	16.8	25.4	_	_	8.97	86 nA
11	1.5k	Active	-30	-10.52	19.48	7.81	-11.67	5.98	-13.5	1.6	4.19
11	1.5k	Bypass	-30	-38.25	-8.25	16.35	24.6	_	_	8.74	106 nA
12	1.5k	Active	-30	-10.56	19.44	7.79	-11.65	6.24	-13.2	1.6	4.27
12	1.5k	Bypass	-30	-38.30	-8.30	16.40	24.7	_	_	8.85	1.2 μΑ
13	1.5k	Active	-30	-10.35	19.65	8.05	-11.6	6.35	-13.3	1.6	4.34
13	1.5k	Bypass	-30	-38.60	-8.60	16.80	25.4	_	_	8.59	86 nA


Table 2. S-Parameters (434 MHz,  $V_{CC} = 2.75 \text{ V}$ )

Serial #	R1	Mode	S11 (dB)	S21 (dB)	S12 (dB)	S22 (dB)
11	1.2k	Active	-6.69	20.11	-35.4	-14.4
11	1.2k	Bypass	-16.6	-8.33	-9.34	-20.2
12	1.2k	Active	-6.5	20.12	-35.4	-14.5
12	1.2k	Bypass	-17.65	-8.34	-8.35	-20.47
13	1.2k	Active	-6.78	20.29	-35.9	-14.6
13	1.2k	Bypass	-17.35	-8.23	-8.24	-20.43

Serial #	R1	Mode	S11 (dB)	S21 (dB)	S12 (dB)	S22 (dB)
11	1.5k	Active	-5.5	19.20	-35.1	-13.87
11	1.5k	Bypass	-16.7	-8.34	-8.37	-20.32
12	1.5k	Active	-5.3	19.20	-35.1	-13.90
12	1.5k	Bypass	-17.7	-8.36	-8.35	-20.51
13	1.5k	Active	-5.56	19.41	-35.1	-13.98
13	1.5k	Bypass	-17.31	-8.21	-8.22	-20.49










Figure 1. MC13852 434 MHz Schematic

Figure 2. MC13852 434 MHz Evaluation Circuit Component Layout

**Table 3. Evaluation Circuit Component Designations and Values** 

Component Value		Case	Manufacturer	Comments	Impact	
C1	1.3 pF	402	Murata	DC Block, Input match	S11, NF	
C2	47 pF	402	Murata	DC Block, Output match	S11, NF	
C3	22 pF	402	Murata	Output match	S22, gain	
C4	0.1 μF	402	Murata	Low freq bypass	IP3	
C5	33 pF	402	Murata	Bypass		
L1	27 nH	402	Murata	Input match	S11, NF	
L2	47 nH	402	Murata	Output match, bias decouple	S22, S11	
L3	270 nH	402	Murata	Bias couple to logic		
R1	1.2 kΩ	402	KOA	Bias set point		
R2	30 Ω	402	KOA	Stability, lower gain		
R3	82 Ω	402	KOA	L2 de-Q	S22, S11, gain	
Q1	MC13852	MLF 2x2	Freescale	SiGe LNA		

Table 4. Truth Table

	Enable		Disable		
Pin Function	Pin Name	Low Gain	High Gain	Low Gain	High Gain
Logic Circuit Bias V <sub>CC</sub>	V <sub>CC</sub>	1	1	1	1
Toggles Gain Mode (Active or Bypass)	Gain	0	1	0	1
Toggles LNA On/Off	Enable	1	1	0	0
Selects the LNA	Band	1	1	1	1

Notes: 1. Logic state "1" equals  $V_{CC}$  voltage. Logic state of "0" equals ground potential.

<sup>2.</sup>  $V_{CC}$  is inductively coupled to LNA Out pin and  $V_{CC}$  pin.



#### How to Reach Us:

#### Home Page:

www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or quarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale <sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2010. All rights reserved.

