

EL2M

Product Description for EL2Monitor

Rev. 2.0 — 11 March 2026

Product brief

1 Software product overview

This section contains a product description as follows:

EL2-Monitor is a partitioning hypervisor which enables further partitioning of the Real Time Unit (RTU) cores into “R52 partitions”.

Without EL2-Monitor or a similar product each two R52 cores belonging to the RTU can't be 100% isolated from each other due to the shared GIC distributor.

The EL2-Monitor uses the EL2 MPU to protect the shared HW GIC and offers an exclusive virtual GIC distributor to each core.

The EL2-Monitor does not offer virtual CPUs thus the allocation is always 1:1 (VMs: physical Cores)

The EL2 Monitor shall be the only component running at EL2.

The following diagrams illustrates some use cases addressed by EL2Monitor.




Figure 1. EL2Monitor running on two cores of the RTU

In Figure 1 EL2 Monitor is running on two of the RTU cores that share the GIC.

Both cores belong to the same EENV and each RTOS is seeing an exclusive virtual GIC.



The other two cores belong to a different EENV and a multicore OS is aware of the shared GIC and handles it internally.




Figure 2. EL2Monitor running on all cores of the RTU

In Figure 2 the EL2 Monitor is running on all the cores.

The left two cores belong to different EENVs and EL2 Monitor facilitates the partitioning by providing each core a virtual GIC. Additionally, the EL2 MPU is further used to facilitate the creation of the R52 partitions.

The right two cores belong to the same EENV and are running a multicore RTOS that can't handle the shared GIC. In this case the EL2 Monitor provides a virtual GIC to each core.

2 Software content

This section contains the list of major supported features or reference to applicable standards (e.g., Autosar).

EL2Monitor software package contains:

- EL2Monitor partitioning hypervisor source code
- EL2Monitor configuration plugin for Tresos
- EL2Monitor configuration plugin for S32CT
- Basic sample application

EL2Monitor software package also contains:

- Release Notes:
 - Supported platforms
 - Validated compilers
 - Instructions to configure, compile, build and run the sample application on top of EL2Monitor
 - Known limitation

- Licensing and support
- User Manual:
 - This document contains the integration manual of the EL2 Monitor components which support partitioning and isolation of applications on the ARM R52 processor by providing GIC virtualization/paravirtualization and EL2 MPU protection.
 - The document is intended to describe the steps the user must take to:
 - Run the delivered EL1 sample application together with the EL2 Monitor
 - Integrate the EL2 Monitor into an existing project
- SBOM
 - This document contains the EL2M product license information for each release
- Quality Package - delivered to customers for PRC and RFP releases
- Safety Package – delivered to customers for PRC and RFP releases

2.1 Architecture




Figure 3. EL2Monitor Interrupt architecture

Figure 3 shows the EL2Monitor approach to interrupts to minimize interrupt latency and jitter.




Figure 4. EL2Monitor Memory protection architecture

Figure 4 shows the EL2 Monitor Memory protection architecture.

In order to implement the virtual GIC and further create the R52 partition the EL2 MPU is used.

3 Supported Targets

The software described in this document is intended to be used with NXP Semiconductors S32N, S32K5, S32J100, S32ZE devices.

4 Quality Standards Compliance, Safety Standard Compliance, Security Standard Compliance and Testing Approach

The software described in this document is developed according to NXP Software Development Process, that is Automotive-SPICE: 3.1, IATF 16949:2016, ISO 26262: 2018, ISO 21434:2021 and ISO 9001:2015 compliant.

The EL2Monitor product is developed according to NXP Software Development Processes that are Automotive-SPICE, ISO26262, IATF16949 and ISO9001 compliant.

The Quality package includes:

- SW Traceability Matrix (full: Req-design-code-tests)
- SW Traceability Warning Report
- SW Test Specification (at all test levels)
- SW Test Report
- System Test Results
- SW Static Analysis Report (MISRA, Code Metrics, CERT-C, CWE and others)
- SW Code Coverage Report
- Profiling Report/ Benchmark Report
- Code and Stack Size Report
- Memory Report/ RAM Size Report
- Compiler Warning Report
- Quality Matrix

The Safety package includes:

- Safety manual
- FMEA

The Software package includes:

- Source code/ binaries
- SW Customer Documentation - Release Notes
- SW Customer Documentation - User Manual
- Software Bill of Materials (SBOM)

As the GIC Distributor peripheral is shared among each two/four cores of the ARM R52 processor (depending on the core configuration in an RTU), the main scope of the EL2 Monitor is to emulate the GIC peripheral for cores that share the GIC. EL2 Monitor also provides the functionality of setting up user defined EL2 MPU regions to isolate the running applications.

Testing framework consists of 8 test suites to test all aspects of EL2 Monitor: Configuration, GIC Registers access, Memory Protection Unit (MPU), Semaphore implementation, Latency and Memory footprint demonstration.

The compilers used for validation are mentioned in the release notes document.

5 Revision history

Document ID	Release date	Description
EL2M_PB v.2.0	11 March 2026	Migrated to new template
EL2M_PB v.1.0	06 June 2025	First version

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Contents

1 **Software product overview** 1

2 **Software content** 2

2.1 Architecture 4

3 **Supported Targets** 5

4 **Quality Standards Compliance, Safety
Standard Compliance, Security Standard
Compliance and Testing Approach** 5

5 **Revision history** 6

Legal information 7

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2026 NXP B.V.

For more information, please visit: <https://www.nxp.com>

All rights reserved.

[Document feedback](#)

Date of release: 11 March 2026
Document identifier: EL2M_PB