

3 April 2019

**Package information** 

## **Package summary**

**Terminal position code** Q (quad) HVQFN40 Package type descriptive code

Package style descriptive code HVQFN (thermal enhanced very thin quad

flatpack; no leads)

Mounting method type S (surface mount)


Issue date 07-03-2019 98ASA01396D Manufacturer package code


Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	-	6	-	mm
package width	-	6	-	mm
seated height	-	0.8	-	mm
nominal pitch	-	0.5	-	mm
actual quantity of termination	-	40	-	



# 2 Package outline





NON JEDEC

98ASA01396D

0

Figure 2. Package outline detail HVQFN40 (SOT618-16(SC))

PRINT VERSION NOT TO SCALE

### 3 Soldering




Figure 3. Reflow soldering footprint part1 for HVQFN40 (SOT618-16(SC)




Figure 4. Reflow soldering footprint part2 for HVQFN40 (SOT618-16(SC)




Figure 5. Reflow soldering footprint part3 for HVQFN40 (SOT618-16(SC)

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE

STANDARD:

NON JEDEC

DRAWING NUMBER:

98ASA01396D

REVISION:

0

#### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

 $\sqrt{4.}$ COPLANARITY APPLIES TO LEADS, DIE ATTACH FLAG AND CORNER NON-FUNCTIONAL PADS.

5. MIN. METAL GAP SHOULD BE 0.25 MM.

6. ANCHORING PADS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 07 MAR 2019

MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01396D	0	

Figure 6. Package outline note HVQFN40 (SOT618-16(SC))

# 4 Legal information

### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including -without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

### **NXP Semiconductors**

SOT618-16(SC)

HVQFN40, thermal enhanced very thin quad flat package; no leads; step-cut wettable flank; 40 terminals; 0.5 mm pitch, 6 mm x 6 mm x 0.8 mm body

### **Contents**

1	Package summary	1
2	Package outline	2
3	Soldering	4
4	Legal information	