

# **SOT618-11**

HVQFN40, plastic, thermal enhanced very thin quad flat package; no leads; 40 terminals; 0.5 mm pitch; 6 mm x 6 mm x 0.9 mm body

13 August 2020

**Package information** 

# Package summary

Terminal position code Q (quad)

Package type descriptive code HVQFN40

Package type industry code HVQFN40

Package style descriptive code HVQFN (thermal enhanced very thin quad

flatpack; no leads)

Package body material type P (plastic)

JEDEC package outline code MO-220 VJJD-2

Mounting method type S (surface mount)

Issue date03-11-2016Manufacturer package code98ASA10655D


**Table 1. Package summary** 


Parameter	Min	Nom	Max	Unit
package length	5.9	6	6.1	mm
package width	5.9	6	6.1	mm
package height	0.8	0.9	1	mm
nominal pitch	-	0.5	-	mm
actual quantity of termination	-	40	-	




HVQFN40, plastic, thermal enhanced very thin quad flat package; no leads; 40 terminals; 0.5 mm pitch; 6 mm x 6 mm x 0.9 mm body


# 2 Package outline






SOT618-11





SOT618-11



HVQFN40, plastic, thermal enhanced very thin quad flat package; no leads; 40 terminals; 0.5 mm pitch; 6 mm x 6 mm x 0.9 mm body

#### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFN.



CORNER CHAMFER MAY NOT BE PRESENT. DIMENSIONS OF OPTIONAL FEATURES ARE FOR REFERENCE ONLY.

/5.\ COPLANARITY APPLIES TO LEADS, CORNER LEADS, AND DIE ATTACH PAD.

- 6. FOR ANVIL SINGULATED QFN PACKAGES, MAXIMUM DRAFT ANGLE IS 12'.
- 7. MINIMUM METAL GAP 0.2 MM.

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NOT TO	) SCALE
FLAT NON-LEADED PACKAGE (OFN)		DOCUMEN	NT NO: 98ASA10655D	REV: A
		STANDARD: JEDEC-MO-220 VJJD-2		
CASE OUTLINE	X 0 X 1)	S0T618-	11 11	MAR 2016

Figure 6. Package outline note HVQFN40 (SOT618-11)

HVQFN40, plastic, thermal enhanced very thin quad flat package; no leads; 40 terminals; 0.5 mm pitch; 6 mm x 6 mm x 0.9 mm body

## 3 Legal information

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

HVQFN40, plastic, thermal enhanced very thin quad flat package; no leads; 40 terminals; 0.5 mm pitch; 6 mm x 6 mm x 0.9 mm body

### **Contents**

1	Package summary1
2	Package outline2
3	Legal information8