


SOT2240-1

BARE DIE-12 I/O (WITH GOLD BUMP) 0.984 X 0.74 X 0.168 PKG, PITCH

21 May 2024

Package information



1 Package summary

Terminal position code	S (single)
Package type descriptive code	FC Die 12
Package style descriptive code	WLCSP (wafer level chip-size package)
Package body material type	S (silicon)
Mounting method type	P (post (stud) mount)
Issue date	14-05-2024
Manufacturer package code	98ASA02156D

Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	0.954	0.984	1.014	mm
package width	0.71	0.74	0.77	mm
package height	0.147	0.165	0.183	mm
nominal pitch	-	0.196	-	mm
actual quantity of termination	-	12	-	

2 Package outline






Figure 1. Package outline WLCSP12 (SOT2240-1)

BARE DIE-12 I/O (WITH GOLD BUMP)
0.984 X 0.74 X 0.168 PKG, 0.196 PITCH

SOT2240-1



PIN NUMBERS
(VIEW ON DETAIL E)




© NXP B.V. ALL RIGHTS RESERVED

DATE: 29 MAR 2024

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA02156D	REVISION: O	
--	------------------------	--------------------------------	----------------	--

Figure 2. Package outline detail E and F of WLCSP12 (SOT2240-1)

3 Soldering



BARE DIE-12 I/O (WITH GOLD BUMP) 0.984 X 0.74 X 0.168 PKG, PITCH

BARE DIE-12 I/O (WITH GOLD BUMP)
0.984 X 0.74 X 0.168 PKG, 0.196 PITCH

SOT2240-1

- NOTES:
- 1. ALL DIMENSIONS IN MILLIMETERS.
 - 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
 - 3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.
 - 4. DIMENSIONS APPLY TO ALL PINS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 29 MAR 2024

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA02156D	REVISION: O	
--	------------------------	--------------------------------	----------------	--

Figure 4. Package outline note WLCSP12 (SOT2240-1)

4 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Contents

1	Package summary	1
2	Package outline	2
3	Soldering	4
4	Legal information	6