

⊢reescale Semiconductor Mask Set Errata

MPC567XK 0N72D Rev. 03 SEP 2012

Mask Set Errata for Mask 0N72D

Introduction

This report applies to mask 0N72D for these products:

MPC567XK

Errata ID	Errata Title
3866	ADC Self Test algorithm S0 result can be incorrect at low temperature
5008	PMC: Potential stuck in reset condition if certain pins are pulled up too hard during power up.

e3866: ADC Self Test algorithm S0 result can be incorrect at low temperature

Errata type: Errata

Description: The ADC Self Test algorithm S step 0 (S0) measures ADC Vbandgap / VDD HV ADR. In the

case where the S0 step occurs after the ADC has sampled and converted a value close to VDD HV ADR at low temperature (for example -40C) in some process corners the sampling time (specified by INPSAMP S) of 80h is not long enough to allow the correct ADC sampling

capacitor settling. This may lead to an incorrect converted value.

The Band Gap in the above specified condition is slow in discharging the sampling capacitor when the previous sampled voltage is much larger than the Band Gap output voltage (nominally 1.2V). The larger the voltage sampled before S0, the slower is the settling.

This issue can also affect S1 algorithm results since S1 = VDD HV ADV / Vbandgap.

Workaround: To eliminate the problem it is mandatory to:

- (a) increase the sampling time for S supply self test (INSAMP S) from 80h to FFh and
- (b) insert a sacrificial ADC conversion immediately before the S supply self test.

The user software must insert a single-shot S algorithm Step 0 conversion (also called sacrificial S0 conversion) before the normal S supply self test to achieve accurate sample capacitor settling. The user software must prohibit any other conversions between the sacrificial S0 conversion and normal S0 conversion of the S supply self test.





e5008: PMC: Potential stuck in reset condition if certain pins are pulled up too hard during power up.

Errata type: Errata

Description: If the below identified pins are pulled high either with a direct short or with too small a

resistance during power up, a stuck in reset condition can occur due to a failure to deassert internal LVDs on the 3.3V rail or the 1.2V rail. This affects both internal and external regulation modes of the PMC. There is no issue if the pins are no connects/floating or pulled low with any resistor value.

The pins affected are:

Pin 1: ETIMER1 ETC5/SIUL GPIO78/SIUL EIRQ26 (Y15 for 473 BGA, P13 for 257 BGA)

Pin 2: ETIMER1_ETC3/SIUL_GPIO92/CTU1_EXT_IN/MC_RGM_FAB/SIUL_EIRQ30 (Y11 for 473 BGA, P8 for 257 BGA)

Pin 3: ETIMER1_ETC4/SIUL_GPIO93/CTU1_EXT_TGR/SIUL_EIRQ31 (Y16 for 473 BGA, P12 for 257 BGA)

Workaround: 1. If pins 1 or 3 need to be pulled high during power up, a 20 K ohm resistor or greater must be installed between each pin and the voltage source.

- 2. If the serial boot option is needed:
- a) If entering during power up, a 20 K ohm 1% resistor must be installed between Pin 2 (the MC_RGM_FAB pin) and the voltage source and the ambient temperature is between -40C and 80C.
- b) If entering after reset deassertion, the following sequence can be used from -40C to 125C.
- i. Power up device with Pin 2 (MC_RGM_FAB pin) low.
- ii. Verify device is out of reset.
- iii. Pull FAB pin up to Vih level. This will be achieved with a resistance value less than 18 K ohm.
- iv. Assert and deassert RESET_B either through a hardware induced pin toggle or a software induced destructive or functional reset using the ME module.



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

FreescaleTM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2012 Freescale Semiconductor, Inc.

Document Number: MPC567XK_0N72D

Rev. 03 SEP 2012

