

# ES\_IMXRT1170BCE

## Chip Errata

Rev. 1.0 — 10 June 2025

Errata

## 1 I.MXRT1170B Chip Errata

### 1.1 Revision History

This document details all known silicon errata for the:

I.MXRT1170B

Table 1. Revision History

Revision	Release Date	Significant Changes
1.0	6/2025	Initial Revision

### 1.2 Summary of Arm Software Developers Errata Notice

This table summarizes all known Arm errata and lists the corresponding silicon revision level to which they apply. A 'Yes' entry indicates the erratum applies to a particular revision level, and a 'No' entry means it does not apply.

Table 2. Summary of Arm Software Developers Errata Notice

SDEN ID	Category	NXP Errata Number	Summary of Erratum	Silicon Rev.
				1
<b>Arm Cortex-M4F</b>				
776924	CatB	ERR006940	Core: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used	Yes
<b>Arm Cortex-M7</b>				
1013783	CatB	ERR011573	Cortex-M7: Speculative accesses might be performed to memory unmapped in MPU.	Yes
<b>Arm Cortex-M4,Cortex-M4F</b>				
752770	CatB	ERR006939	Core: Interrupted loads to SP can cause erroneous behavior	Yes
838869	CatB	ERR009005	Core: Store immediate overlapping exception return operation might vector to incorrect interrupt	Yes
771919	CatB	ERR006941	Core: Asynchronous sampling of SWDIOTMS might cause incorrect operation of SerialWire/JTAG Debug Port	Yes

### 1.3 Summary of Silicon Errata

This table summarizes all known errata and lists the corresponding silicon revision level to which they apply. A 'Yes' entry indicates the erratum applies to a particular revision level, and a 'No' entry means it does not apply.



Table 3. Summary of Silicon Errata

Erratum ID	Erratum Title
<b>ADC</b>	
<a href="#">ERR051091</a>	ADC: IO leakage current is observed when pins configured for ADC function
<b>ADC_ETC</b>	
<a href="#">ERR052412</a>	ADC_ETC: SW_TRIG stuck high
<b>CAAM</b>	
<a href="#">ERR050579</a>	CAAM: When Key Form is set to "form #4: p, q, dp, dq, cr, rrp, rrq" in the format of the PROTINFO field for the RSA Decrypt Protocol, CAAM module can generate an error in some conditions
<b>CM4 core</b>	
<a href="#">ERR006939</a>	Core: Interrupted loads to SP can cause erroneous behavior
<a href="#">ERR006940</a>	Core: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used
<a href="#">ERR006941</a>	Core: Asynchronous sampling of SWDIOTMS might cause incorrect operation of SerialWire/JTAG Debug Port
<a href="#">ERR009005</a>	Core: Store immediate overlapping exception return operation might vector to incorrect interrupt
<b>CM7 core</b>	
<a href="#">ERR011573</a>	Cortex-M7: Speculative accesses might be performed to memory unmapped in MPU.
<b>Debug</b>	
<a href="#">ERR050708</a>	Debug: CoreSight components are not linked to CoreSight ROM table
<b>ENET</b>	
<a href="#">ERR050539</a>	ENET: ENET_QOS doesn't support RMII 10Mbps mode
<a href="#">ERR052152</a>	ENET: The hardware acceleration feature for ICMP checksum generation and checking does not work for IPv6.
<b>FLEXIO</b>	
<a href="#">ERR050458</a>	FLEXIO: Shifter Status/Error flag not generated correctly in Logic Mode
<b>FlexSPI</b>	
<a href="#">ERR011377</a>	FlexSPI: DLL lock status bit not accurate due to timing issue
<b>GPC</b>	
<a href="#">ERR051307</a>	GPC: STANDBY entry issue on single core parts
<b>GPT</b>	
<a href="#">ERR003777</a>	GPT: Possibility of additional pulse on src_clk when switching between clock sources
<b>LCDIFv2</b>	
<a href="#">ERR051315</a>	LCDIFv2: Alpha blending happen on non-overlapped region
<b>LPSPi</b>	
<a href="#">ERR050606</a>	LPSPi: TCR value does not get resampled when polling the register
<a href="#">ERR050607</a>	LPSPi: TCR[FRAMSZ] can be ignored when TCR[TXMSK]=1b1
<a href="#">ERR051472</a>	LPSPi: Disabling and enabling LPSPi would cause SR[REF] to assert

Table 3. Summary of Silicon Errata...continued

Erratum ID	Erratum Title
<b>OCRAM</b>	
<a href="#">ERR050634</a>	OCRAM: No ECC interrupt for CM7
<b>QDC</b>	
<a href="#">ERR050659</a>	QDC: A possible speed measurement issue when CTRL3[PMEN]=1
<a href="#">ERR052365</a>	QDC: The position counter is not reset at the same place by index signal when the input quadrature signal direction changes
<b>ROM</b>	
<a href="#">ERR050790</a>	ROM: ROM does not support SEMC_DCCR register configuration from DCD
<a href="#">ERR051322</a>	ROM: Missing WDOG_B timeout assertion in ROM
<b>SAI</b>	
<a href="#">ERR050144</a>	SAI: Setting FCONT=1 when TMR>0 may not function correctly
<b>SEMC</b>	
<a href="#">ERR052401</a>	SEMC: SEMC_CSX1/2/3 output timing degradation
<b>SNVS</b>	
<a href="#">ERR051122</a>	SNVS: Some fuse trim values are lost in SNVS mode
<b>SOC</b>	
<a href="#">ERR050396</a>	SOC: Sparse write to CM7 TCM causes data corruption
<b>USB</b>	
<a href="#">ERR052147</a>	USB: ISO schedule issue in FS Host mode
<b>VIDEO_MUX</b>	
<a href="#">ERR051248</a>	VIDEO_MUX: Raw data and YUV422(10 bit) from MIPI CSI not supported

## 2 Known Errata

---

### **ERR052152: ENET: The hardware acceleration feature for ICMP checksum generation and checking does not work for IPv6.**

#### **Description**

For ENET/ENET1G, the hardware acceleration feature for ICMP checksum generation and checking does not work for IPv6. It does work for IPv4.

#### **Workaround**

Use software for IPv6 ICMP checksum generation and checking.

### **ERR050539: ENET: ENET\_QOS doesn't support RMII 10Mbps mode**

#### **Description**

For ENET\_QOS, 10M mode on RMII doesn't work.

RMII 100M mode, MII 10/100M mode and RGMII 10/100/1000M mode are not impacted.

#### **Workaround**

Select MII or RGMII if 10M mode is a must.

### **ERR011377: FlexSPI: DLL lock status bit not accurate due to timing issue**

#### **Description**

After configuring DLL and the lock status bit is set, still may get wrong data if immediately read/write from FLEXSPI based external flash due to timing issue

#### **Workaround**

Adding a delay time (equal or more than 512 FlexSPI root clock cycle) after the DLL lock status is set.

### **ERR052412: ADC\_ETC: SW\_TRIG stuck high**

#### **Description**

A write of 1 to TRIGx\_CTRL[SW\_TRIG] while TRIGx\_CTRL[SW\_TRIG] is high may get the ADC\_ETC TRIGx\_CTRL[SW\_TRIG] register bit to be stuck high.

#### **Workaround**

Ensure TRIGx\_CTRL[SW\_TRIG] is clear before attempting a new TRIGx\_CTRL[SW\_TRIG] set.

**ERR050579: CAAM: When Key Form is set to “form #4: p, q, dp, dq, cr, rrp, rrq” in the format of the PROTINFO field for the RSA Decrypt Protocol, CAAM module can generate an error in some conditions****Description**

In the format of the PROTINFO field for the RSA Decrypt Protocol, the Key Form can be set 4 options such as “form #1: n, d”, “form #2: p, q, d”, “form #3: p, q, dp, dq, c” and “form #4: p, q, dp, dq, cr, rrp, rrq”. Using the form #4 option can generate errors if the size of  $p \leq 128$  Bytes and  $128 \text{ Bytes} < \text{the size of } q \leq 256$  Bytes.

**Workaround**

To avoid the error generated by CAAM module, please select key form #3 instead of key form #4 in the format of the PROTINFO field for the RSA Decrypt Protocol.

**ERR006940: Core: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used****Description**

Arm Errata 776924: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used

Affects: Cortex-M4F

Fault Type: Programmer Category B

Fault Status: Present in: r0p0, r0p1 Open.

On Cortex-M4 with FPU, the VDIV and VSQRT instructions take 14 cycles to execute. When an interrupt is taken a VDIV or VSQRT instruction is not terminated, and completes its execution while the interrupt stacking occurs. If lazy context save of floating point state is enabled then the automatic stacking of the floating point context does not occur until a floating point instruction is executed inside the interrupt service routine.

Lazy context save is enabled by default. When it is enabled, the minimum time for the first instruction in the interrupt service routine to start executing is 12 cycles. In certain timing conditions, and if there is only one or two instructions inside the interrupt service routine, then the VDIV or VSQRT instruction might not write its result to the register bank or to the FPSCR.

**Workaround**

A workaround is only required if the floating point unit is present and enabled. A workaround is not required if the memory system inserts one or more wait states to every stack transaction.

There are two workarounds:

- 1) Disable lazy context save of floating point state by clearing LSPEN to 0 (bit 30 of the FPCCR at address 0xE000EF34).
- 2) Ensure that every interrupt service routine contains more than 2 instructions in addition to the exception return instruction.

**ERR006939: Core: Interrupted loads to SP can cause erroneous behavior****Description**

Arm Errata 752770: Interrupted loads to SP can cause erroneous behavior

This issue is more prevalent for user code written to manipulate the stack. Most compilers will not be affected by this, but please confirm this with your compiler vendor. MQX™ and FreeRTOS™ are not affected by this issue.

Affects: Cortex-M4, Cortex-M4F

Fault Type: Programmer Category B

Fault Status: Present in: r0p0, r0p1 Open.

If an interrupt occurs during the data-phase of a single word load to the stack-pointer (SP/R13), erroneous behavior can occur. In all cases, returning from the interrupt will result in the load instruction being executed an additional time. For all instructions performing an update to the base register, the base register will be erroneously updated on each execution, resulting in the stack-pointer being loaded from an incorrect memory location.

The affected instructions that can result in the load transaction being repeated are:

- 1) LDR SP,[Rn],#imm
- 2) LDR SP,[Rn,#imm]!
- 3) LDR SP,[Rn,#imm]
- 4) LDR SP,[Rn]
- 5) LDR SP,[Rn,Rm]

The affected instructions that can result in the stack-pointer being loaded from an incorrect memory address are:

- 1) LDR SP,[Rn],#imm
- 2) LDR SP,[Rn,#imm]!

Conditions:

- 1) An LDR is executed, with SP/R13 as the destination.
- 2) The address for the LDR is successfully issued to the memory system.
- 3) An interrupt is taken before the data has been returned and written to the stack-pointer.

Implications:

Unless the load is being performed to Device or Strongly-Ordered memory, there should be no implications from the repetition of the load. In the unlikely event that the load is being performed to Device or Strongly-Ordered memory, the repeated read can result in the final stack-pointer value being different than had only a single load been performed.

Interruption of the two write-back forms of the instruction can result in both the base register value and final stack-pointer value being incorrect. This can result in apparent stack corruption and subsequent unintended modification of memory.

## Workaround

Most compilers are not affected by this, so a workaround is not required.

However, for hand-written assembly code to manipulate the stack, both issues may be worked around by replacing the direct load to the stack-pointer, with an intermediate load to a general-purpose register followed by a move to the stack-pointer.

If repeated reads are acceptable, then the base-update issue may be worked around by performing the stack pointer load without the base increment followed by a subsequent ADD or SUB instruction to perform the appropriate update to the base register.

**ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt****Description**

Arm Errata 838869: Store immediate overlapping exception return operation might vector to incorrect interrupt

Affects: Cortex-M4, Cortex-M4F

Fault Type: Programmer Category B Rare

Fault Status: Present in: r0p0, r0p1 Open.

The Cortex-M4 includes a write buffer that permits execution to continue while a store is waiting on the bus. Under specific timing conditions, during an exception return while this buffer is still in use by a store instruction, a late change in selection of the next interrupt to be taken might result in there being a mismatch between the interrupt acknowledged by the interrupt controller and the vector fetched by the processor.

**Configurations Affected**

This erratum only affects systems where writeable memory locations can exhibit more than one wait state.

**Workaround**

For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register.

In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example:

ARMCC:

...

```
schedule_barrier();
```

```
asm{DSB};
```

```
schedule_barrier();
```

```
}
```

GCC:

...

```
asm volatile ("dsb 0xf" ::: "memory"); volatile ("dsb 0xf" ::: "memory");
```

```
}
```

**ERR006941: Core: Asynchronous sampling of SWDIOTMS might cause incorrect operation of SerialWire/JTAG Debug Port****Description**

Arm Errata 771919: Asynchronous sampling of SWDIOTMS might cause incorrect operation of SerialWire/JTAG Debug Port

Status

Affects: Cortex-M4, Cortex-M4F

Fault Type: Implementation Category B Rare

Fault Status: Present in: r0p0, r0p1 Open.

#### Description

The signal SWDIOTMS is bi-directional and can be driven from either the debugger or the SWJ-DP, or pulled up by an external resistor during the turnaround periods.

The SerialWire protocol is defined with a high PARK bit at the end of the header before the turnaround period that precedes the ACK from the SWJ-DP. This ensures that the line is high, and the resistor keeps it high during the ACK period. Therefore, if the SWJ-DP does not respond, the debugger will reliably sample the line SWDIOTMS high during the missing ACK.

However, during the turnaround period after the ACK or read data there is no PARK bit to guarantee that the line is high immediately before the turnaround period. In this case, if the pull-up resistor does not pull the line high within a single SWCLKTCK cycle, the incorrect state of SWDIOTMS might be sampled.

Functionally, the logic is insensitive to the state of SWDIOTMS during these periods, but synthesis tools might introduce multiple path logic that is sensitive to SWDIOTMS glitches around the clock edges.

#### Conditions

All write transactions and some read transactions might be vulnerable to this erratum when both:

- Serial Wire mode is being used
- The physical implementation does not prevent glitch generation.

#### Implications

The SWJ-DP might sample SWDIOTMS incorrectly and enter an UNPREDICTABLE state. At the time of publication, ARM is not aware of any reports of observed failures due to this erratum.

### Workaround

Check the following points after implementation:

- 1) Ensure that the evaluation of NextState in DAPSwjWatcher.v is not sensitive to SWDITMSSync1 when State\_cdc\_check has the value 10'b1100100000 (SWJ\_SSLP).
- 2) Ensure that the following logic in DAPSwDpProtocol.v is implemented using AND gates or a CDC-safe mux for each bit:  
assign ResetCountD = DBGDI & ~DBGDOEN ? (ResetCountReg+6'd1) : {6{1'b0}};
- 3) Ensure that the ResetCountReg flops in DAPSwDpProtocol.v are implemented using metastability-hardened cells if possible.
- 4) Ensure that the evaluation of NxtState in DAPSwDpProtocol.v is insensitive to DBGDI when State has any of the following values:
  - 5'b01000 (SWDP\_SLEPARKH)
  - 5'b01010 (SWDP\_SLETRNH2)



- 5'b01011 (SWDP\_SLETRNH1)
- 5'b01100 (SWDP\_SLETRNH0)
- 5'b10011 (SWDP\_SLEPARKW)
- 5'b10100 (SWDP\_SLETRNW3)
- 5'b10101 (SWDP\_SLETRNW2)
- 5'b10110 (SWDP\_SLETRNW1)
- 5'b10111 (SWDP\_SLETRNW0)

5) Ensure that the following flops in DAPSwDpProtocol.v are implemented with CDC-safe recirculation muxes:

- SerBank
- SerDir
- SerAddr
- ShiftReg
- Parity
- ErrorChk
- WriteErr
- WbufReq

6) Ensure that the following flops in DAPJtagDpProtocol are implemented with CDC-safe recirculation muxes:

- JTAGcurr

## **ERR050458: FLEXIO: Shifter Status/Error flag not generated correctly in Logic Mode**

### **Description**

Some shifters will not generate status or error flags correctly when configured for logic mode (SHIFTCTLn[SMOD] = 0b111). Shifters 0, 1, 2, and 3 behave correctly. All other shifters are affected.

### **Workaround**

In logic mode, if the Status/Error flags are required, use shifter 0, 1, 2, or 3. If the Status/Error flag is not required, then any shifter could be used in logic mode.

## **ERR052365: QDC: The position counter is not reset at the same place by index signal when the input quadrature signal direction changes**

### **Description**

When CTRL[XIP]=1, CTRL2[REVMOD]=0 and CTRL2[MOD]=0, the position counter is reset by index signal and the revolution counter is also incremented/decremented by the index signal. In this case, the position counter reset and revolution counter change always occur at the rising edge of the index signal regardless of the actual rotation direction of the external encoder. Since the index pulse usually has a width that lasts couple of position counts, the places where the encoder index rising edge occurs in forward and reverse directions have a difference of couple of position counts as well.

## Workaround

Users should not use index signal to reset position counter or drive revolution counter by keeping CTRL[XIP]=0, CTRL2[REVMOD]=1 and CTRL2[MOD]=1, so that the position counter is reset by modulo counting(register INIT and MOD defines the modulus boundary) and the revolution counter is driven by modulo counting roll-over/under events.

### **ERR050659: QDC: A possible speed measurement issue when CTRL3[PMEN]=1**

#### **Description**

When CTRL3[PMEN]=1, and reading POSD occurs simultaneously with any edge of phase A or phase B signal, the captured position difference value in POSDH register may not match the time period captured in POSDPERH register, which causes inaccuracy in speed measurement.

#### **Workaround**

No workaround.

### **ERR003777: GPT: Possibility of additional pulse on src\_clk when switching between clock sources**

#### **Description**

There is a possibility of an extra pulse on SCLK in the GPT when switching between the clock sources.

#### **Workaround**

Changing the clock source should only be done when the GPT is disabled. A way to accomplish this is as follows:

Disable GPT—Write 1'b0 to EN bit of GPTCR

Disable interrupts—Write 6'b000000 in Bits [5:0] of GPTIR

Configure Output Mode to unconnected/ disconnected—Write zeros in OM3, OM2, OM1 in GPTCR

Disable Input Capture Modes—Write zeros in IM1,IM2 in GPTCR

Change clock source CLKSRC in GPTCR

Clear Status register—Write 003F in GPTSR

Set ENMOD in GPTCR

ENABLE GPT—Write 1'b1 to EN bit of GPTCR. The GPTSR should not be read immediately after changing the clock source (a wait of at least one SCLK is required).

### **ERR050606: LPSPI: TCR value does not get resampled when polling the register**

#### **Description**

Reading the Transmit Command Register will return the current state of the command register.

Following a write to the TCR (Transmit Command register), if the user continuously reads the TCR (polls the register), then the read content no longer represents the contents of the Transmit Command register if it updates due to internal logic following the first read. The same value shall continue to be read.

## Workaround

After reading the Transmit Command Register must always access a different register in between subsequent reads from TCR.

### ERR051472: LPSPI: Disabling and enabling LPSPI would cause SR[REF] to assert

#### Description

The SR[REF] asserts if software disables the LPSPI module after receiving some data. It then enables the LPSPI again without performing a software reset.

#### Workaround

When software disables the LPSPI and enables it again, either:

- a) Clear SR[REF] flag before starting any data transfer or
- b) Software reset the LPSPI before enabling

### ERR050607: LPSPI: TCR[FRAMESZ] can be ignored when TCR[TXMSK]=1b1

#### Description

TCR (Transmit Command Register) is used to write new command word to the LPSPI transmit FIFO.

TCR[FRAMESZ] configures the frame size of the data to be transmitted in number of bits equal to (FRAMESZ + 1). When TCR[TXMSK] is set, transmit data is masked (no data is loaded from transmit FIFO and output pin is tristated). In master mode, the Transmit Data Mask bit will initiate a new transfer which cannot be aborted by another command word; the Transmit Data Mask bit will be cleared by hardware at the end of the transfer. TCR[CONTC] controls the continuous transfer mode. TCR[CONTC]=1b1 enables continuous transfer. In master mode, continuous transfer will keep the PCS asserted at the end of the frame size, until a command word is received that starts a new frame.

If command word is written with TCR[TXMSK]=1 and TCR[FRAMESZ]>32 and the next command word with TCR[CONTC]=0 is in the FIFO then at the end of any 32-bit word of the first command, the frame will terminate early and negate PCS.

#### Workaround

There are two workarounds:

1. Do not write a 2nd command word after writing command word with TXMSK=1 and FRAMESZ>32 until the first one has completed.

OR

2. Divide the command word into multiple command words with TXMSK=1 and FRAMESZ=32 (or remainder) using a continuous transfer.

### ERR051307: GPC: STANDBY entry issue on single core parts

#### Description

On single core devices the CM4's GPC controller is still logically present, but the registers within it cannot be written. The GPC mask registers default to all interrupts and debug enabled (unmasked). Because the CM4

GPC cannot be reprogrammed to mask sources, any pending interrupts or debug will block entry to STANDBY mode.

## Workaround

Before attempting to enter STANDBY mode, mask all interrupts that you do not want to block STANDBY entry at the module. Also make sure there is not an active debug session as it will also block STANDBY entry.

## ERR011573: Cortex-M7: Speculative accesses might be performed to memory unmapped in MPU.

### Description

Arm errata 1013783-B

Fault Type: Programmer Cat B

Cortex-M7 can perform speculative memory accesses to Normal memory for various reasons. All other types of memory should never be subject to speculative accesses.

The memory attributes for a given address are defined by the settings of the MPU when it is enabled. Regions that are not mapped in the MPU do not have any explicit attributes and should not be subject to any speculative accesses.

Because of this erratum, Cortex-M7 can incorrectly perform speculative accesses to such unmapped regions.

Conditions:

To trigger this erratum, the data cache must be enabled and the MPU must be enabled with the default memory map disabled. That is:

- CCR.DC = 1; data cache is enabled.
- MPU\_CTRL.ENABLE = 1; MPU is enabled.
- If MPU\_CTRL.PRIVDEFNA = 1, then this erratum cannot occur from privileged mode.
- If MPU\_CTRL.HFNMIENA = 1, then this erratum cannot occur from the NMI or HF handlers or exception handlers when FAULTMASK = 1.

In these situations, a PLD instruction targeting an unmapped region might result in an incorrect speculative access. The PLD instruction itself could be speculative because of branch prediction. Even a literal data value that corresponds to a PLD encoding could theoretically cause this issue. This makes it difficult to scan code to check if these conditions apply.

Therefore, Arm recommends that any software with the MPU and data cache configured as mentioned in the conditions above uses the workaround below.

Implications:

Processor execution is not directly affected by this erratum. The data returned from the speculative access is never used and if the access is inferred by the program, then an abort will be taken as required.

The only implications of this erratum are the access itself which should not have been performed. This might have an impact on memory regions with side-effects on reads or on memory which never returns a response on the bus.

## Workaround

Instead of leaving memory unmapped, software should use MPU region 0 to cover all unmapped memory and make this region execute-never and inaccessible. That is, MPU\_RASR0 should be programmed with:

- MPU\_RASR0.ENABLE = 1; MPU region 0 enable.
- MPU\_RASR0.SIZE = b11111; MPU region 0 size =  $2^{32}$  bytes to cover entire memory.
- MPU\_RASR0.SRD = b00000000; All sub-regions enabled.
- MPU\_RASR0.XN = 1; Execute-never to prevent instruction fetch.
- MPU\_RASR0.AP = b000; No read or write access for any privilege level.
- MPU\_RASR0.TEX = b000; Attributes = Strongly-ordered.
- MPU\_RASR0.C = b0; Attributes = Strongly-ordered.
- MPU\_RASR0.B = b0; Attributes = Strongly-ordered.

Note that the MPU supports addressing hitting in multiple regions with the highest numbered region taking priority.

Therefore, use of MPU region 0 in this way does not affect the existing organization and use of MPU regions.

## ERR050634: OCRAM: No ECC interrupt for CM7

### Description

OCRAM space from 0x2020\_000 to 0x2023\_FFFF cannot trigger ECC interrupt for CM7 core.

### Workaround

This memory space cannot be used as ECC memory for CM7 core, while it can be used as normal memory.

## ERR051122: SNVS: Some fuse trim values are lost in SNVS mode

### Description

Some trim values will be lost when entering in SNVS mode. This may lead to missed and/or false triggers of voltage, clock, and temperature tampers. GPIO\_SNVS\_xx pins will automatically switch to tamper function in SNVS mode, even for the devices that do not support tamper and have configured the pins for their GPIO13 functions.

### Workaround

1. Disable voltage, clock, and temperature tampers before entering in SNVS mode. The tampers can be re-enabled after exiting SNVS.
2. Do not use GPIO\_SNVS\_xx pins as GPIO functions in SNVS mode.

## ERR051248: VIDEO\_MUX: Raw data and YUV422(10 bit) from MIPI CSI not supported

### Description

Due to an issue in the Video Mux Controller (VIDEO\_MUX), raw data and YUV422 (10 bit) formats to the MIPI\_CSI2 block are not supported.

## Workaround

When using the MIPI\_CSI2 interface, use a camera or video decoder with one of the supported data formats. Please refer to the MIPI\_CSI2 chapter in the RM for the list of supported data formats.

Use the parallel CSI instead. The parallel CSI interface is not affected and supports more data formats than the MIPI\_CSI2. Please refer to the CSI chapter in the RM for the list of supported data formats.

## ERR051091: ADC: IO leakage current is observed when pins configured for ADC function

### Description

When using a 3.3 V pad supply and input voltage greater than 1.25 V and less than 1.8 V, or when using a 1.8 V pad supply and input voltage greater than 0.92 V, a leakage current of up to 3.5  $\mu$ A may be observed flowing out from the I/O pads. When a pin is used for an ADC function, the leakage current affects the ADC conversion accuracy.

### Workaround

There are two workarounds:

1. Keep the ADC input resistance as low as possible, this minimizes the voltage deviation generated by the leakage current (3.5  $\mu$ A). For example, with a 12-bit ADC and 1.8 V reference voltage, an external resistance of less than 125 ohms keep the voltage deviation (due to leakage current) less than 1 LSB.

2. If the ADC input resistance cannot be limited:

- If using 3.3 V as the pad supply:

- a) Configure the pads for high-range mode operation and guarantee the voltage on a given ADC pin stays below 1.25 V. If an ADC pin goes above 1.25 V at any point, then the pin should be forced to 0 temporarily (configure as an output driving a low) before attempting a new ADC measurement.

- b) Configure the pads for high-range mode operation and guarantee the voltage on a given ADC pin stays above 1.8 V.

- If using 1.8 V as the pad supply:

- a) Configure the pads for continuous range mode operation (default) and guarantee the voltage on all ADC pins stays below 0.92 V. If an ADC pin goes above 0.92 V at any point, then the pin should be forced to 0 temporarily (configure as an output driving a low) before attempting a new ADC measurement.

- b) Configure the pads for high-range mode operation and guarantee the voltage on all ADC pins stays below 1.25 V. If an ADC pin goes above 1.25 V at any point, then the pin should be forced to 0 temporarily (configure as an output driving a low) before attempting a new ADC measurement. Note: in this mode, any digital pins within the bank will operate as an open drain.

## ERR050144: SAI: Setting FCONT=1 when TMR>0 may not function correctly

### Description

When FCONT=1 the transmitter will recover after a FIFO error when the FIFO is no longer empty and starting again from the same word in the following frame where the error occurred.

Configuring TMR > 0 will configure one or more words in the frame to be masked (nothing transmitted during that slot). If anything other than the last word(s) in the frame are masked when FCONT=1 and a FIFO Error Flag is set, then the transmitter will not recover and will set FIFO Error Flag during each frame.

### Workaround

To avoid this issue, set FCONT in TCR4 to be 0.

## ERR050790: ROM: ROM does not support SEMC\_DCCR register configuration from DCD

### Description

The ROM does not allow for writes to the SEMC\_DCCR register. When the SEMC\_DCCR is not written, the maximum SDRAM frequency at boot time is 166MHz.

### Workaround

Use the DCD to configure SDRAM for a maximum operating frequency of 166MHz. If faster operation is required, then application code can be used to write the SEMC\_DCCR value and then increase the SEMC\_CLK\_ROOT frequency (up to 200MHz). Please refer to the SDK for examples showing booting with a 166MHz SDRAM clock, and then increasing the clock to 200MHz.

## ERR051322: ROM: Missing WDOG\_B timeout assertion in ROM

### Description

The ROM option to assert the WDOG\_B pin on a watchdog timeout is not supported. Blowing the WDOG\_B\_PIN\_EN fuse has no effect. The WDOG timeout option can still be used to reset the device, but the ROM will not configure the WDOG\_B pin to assert on timeout.

### Workaround

There are two different workarounds for the issue:

- Set WDOG1\_WCR[WDT] bit from the application code to enable the WDOG\_B pin.
- Configure WDOG2 from the application with the WDOG2\_WCR[WDT] bit set.

## ERR052147: USB: ISO schedule issue in FS Host mode

### Description

When working in FS Host mode, for ISO communication, if the first ISO package is equal or greater than about 238 bytes, then the second ISO transaction could not be scheduled in the same 1 ms frame.

For example, a typical application case affected is audio bi-directional communication with 48 KHz sample rate, 24 bit per sample and 2 channels for both direction. In this case, we need one ISO IN 288 bytes (>238 bytes) + one ISO OUT 288 bytes (>238 bytes) in one 1 ms frame. But actually, only one ISO OUT 288 bytes or only one ISO IN 288 bytes is available in one 1 ms frame due to the IP limitation.

## Workaround

No workaround.

### ERR050708: Debug: CoreSight components are not linked to CoreSight ROM table

#### Description

There are CoreSight components integrated at 0xE004\_4000 to 0xE004\_8FFF including SWO, TSGEN, TPIU, ATB funnel and CTI. There is no CoreSight ROM integrated, so they are not discoverable through a ROM table. These components can still be used by accessing the corresponding addresses shown in RM.

#### Workaround

These components can still be used by accessing the corresponding addresses shown in RM. It's a compliance issue that they are not discoverable through a ROM table.

### ERR050396: SOC: Sparse write to CM7 TCM causes data corruption

#### Description

For some bus masters, writing access to CM7 TCM is handled by a NIC301 block which does not support sparse write conversion.

It results in a data corruption when sparse writing to CM7 TCM happens.

The affected bus masters includes CAAM, ENET\_1G, ENET\_QOS, GC355, LCDIFv2, PXP, uSDHC, ENET, and USB.

#### Workaround

For CAAM, ENET\_1G, ENET\_QOS, GC355, LCDIFv2, and PXP: Do not write TCM, use OCRAM or external RAM instead.

For uSDHC: If CM7 TCM is the destination for writing, IOMUXC\_GPR\_GPR28[AWCACHE\_USDHC] should be cleared. If IOMUXC\_GPR\_GPR28[AWCACHE\_USDHC] is set, write buffers must be placed in OCRAM or external RAM.

For ENET: If CM7 TCM is the destination for writing, IOMUXC\_GPR\_GPR28[CACHE\_ENET] should be cleared. If IOMUXC\_GPR\_GPR28[CACHE\_ENET] is set, write buffers must be placed in OCRAM or external RAM.

For USB: If CM7 TCM is the destination for writing, IOMUXC\_GPR\_GPR28[CACHE\_USB] should be cleared. If IOMUXC\_GPR\_GPR28[CACHE\_USB] is set, write buffers must be placed in OCRAM or external RAM.

### ERR052401: SEMC: SEMC\_CSX1/2/3 output timing degradation

#### Description

SEMC\_CSX1/2/3 output delay increased comparing to Rev-A silicon. For SYNC mode it violates the max Tdvo by around 2.4ns in worst case. For Async mode it has risk that configuration from Rev-A silicon need be adjusted if SEMC\_CSX1/2/3 are used.



**Workaround**

For SYNC mode memory, use SEMC\_CSX0 or SEMC\_RDY as chip select. SDRAM can use SEMC\_CS0 as well. For Async mode memory, if use SEMC\_CSX1/2/3, adjust SEMC configuration (SRAMCR1[CES], NANDCR1[CES], NORCR1[CES]) to meet device timing.

**ERR051315: LCDIFv2: Alpha blending happen on non-overlapped region****Description**

The expected behavior of alpha blending is to take place only on the region of the two layers where the pixels overlap. But in actual fact, all pixels of the layers are involved in the alpha blending operation.

**Workaround**

Use PXP or GPU instead.

## Legal information

### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Suitability for use in non-automotive qualified products** — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

## Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

Contents

1 I.MXRT1170B Chip Errata .....1

1.1 Revision History .....1

1.2 Summary of Arm Software Developers  
Errata Notice .....1

1.3 Summary of Silicon Errata .....1

2 Known Errata .....4

Legal information .....18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.