



MOTOROLA

Chip Errata
DSP56301 Digital Signal Processor
Mask: 1F48S

General remark: In order to prevent the use of instructions or sequences of instructions that do not operate correctly, we encourage you to use the "lint563" program to identify such cases and use alternative sequences of instructions. This program is available as part of the Motorola DSP Tools CLAS package.

Silicon Errata

Errata Number	Errata Description	Applies to Mask
ES16	<p>Description (added 4/7/1997):</p> <p>When the chip is powered up with PLL enabled (PINIT = 1), the skew between EXTAL and CLKOUT after the PLL locks cannot be guaranteed at high frequency (over 50 MHz, not 100% tested).</p> <p>Workaround: If skew between EXTAL and CLKOUT is needed, power up with PINIT = 0, and then enable the PLL by software.</p>	1F48S
ES30	<p>Description (added 4/7/1997):</p> <p>After the \overline{BB} pin output is driven high and released, the pin output voltage level may not reach V_{CC}. The issue depends on the application board layout and the parameters of the chip process.</p> <p>Workaround: Use a restricted board layout that includes a 1 kΩ pull-up resistor connected to the \overline{BB} pin with a 100 Ω resistor connected in series with, and as close as possible to, the pin. The board route from the \overline{BB} pin to any component should guarantee the following parameters:</p> <ol style="list-style-type: none"> Route inductance < 40 nH Route capacitance < 15 pF Input capacitance < 8 pF <p>Such restrictions guarantee that when \overline{BB} is driven high (deasserted), the output voltage level will be above 2.25 V at $V_{CC} = 3.3$ V.</p>	1F48S

Errata Number	Errata Description	Applies to Mask
ES32	<p>Description (added 7/7/1997):</p> <p>Under the PCI specification, a PCI arbiter can park the PCI bus on a specific device by asserting the $\overline{\text{GNT}}$ signal for that device, allowing the device to have virtually instantaneous bus access (i.e, if $\overline{\text{GNT}}$ is asserted for the device, no $\overline{\text{REQ}}$ assertion is required to start a transaction). The device on which the bus is parked can either be a single preferred device or the last device to use the bus (the recommended choice). The PCI specification requires that when the bus is parked on a device and another device requires the bus and the arbiter deasserts the $\overline{\text{GNT}}$ signal to remove bus parking, the device on which the bus is parked must immediately release the bus and not perform any transactions. However, in the DSP56301, if the PCI arbiter performs bus parking on the HI32, and the HI32 is configured as the PCI bus master, and the HI32 asserts the $\overline{\text{HREQ}}$ signal at the same time that the PCI arbiter deasserts the $\overline{\text{HGNT}}$ signal (removing the bus parking), the HI32 may lock-up, depending on the arbitration scheme used.</p> <p>Workaround: Do not allow the PCI bus arbiter to park the bus on the HI32.</p>	1F48S
ES34	<p>Description (added 4/7/1997):</p> <p>The Self-Configuration procedure of the HI32 does not work properly when executed from external memory (either program or data fetches).</p> <p>Workaround: Download program and data to the internal memory and then execute the Self-Configuration procedure from internal memory (both program and data fetches).</p>	1F48S
ES37	<p>Description (added 9/2/1997):</p> <p>In PCI mode, improper HI32 operation may result if the HTXR/HRXS registers are accessed by the PCI master at byte address $\text{Base_Address} + (\text{N} \times 2048 + 16)$, where N is an integer from 1–31.</p> <p>Workaround:</p> <p>Not available.</p>	1F48S

Errata Number	Errata Description	Applies to Mask
ES41	<p>Description (added 9/15/1997):</p> <p>The HCLK pin of the HI32 presents an input capacitive load of almost 30 pF, which exceeds the permissible maximum load of 12 pF as specified in the PCI Specification Version 2.1. This may cause improper HI32 operation in PCI systems.</p> <p>Note: The effect of this extra load may vary from system to system, depending on PCI clock driver strength.</p> <p>Workaround:</p> <p>Use a zero-propagation-delay external PLL device (e.g., CY2305) to buffer the PCI clock signal. This solution does not enable spread-spectrum PCI clocking.</p>	1F48S
ES42	<p>Description (added 3/3/98):</p> <p>When a Direct Memory Access (DMA) channel is in Line mode (i.e., the DMA Transfer Mode is DTM = 010) with address modes defined by DMA Three Dimensional mode D3D = 0 and DMA = 10010x (i.e., the DMA Counter (DCO) is in mode A), and the DCO value is greater than \$FFF, then the DMA does not function properly. This address mode implies “no update” at the destination and “no update” or “post increment by 1” mode at the source.</p> <p>Workaround:</p> <p>Use Block Transfer mode (i.e., DTM = 000). For the DCO and DMA Address Mode (DAM) settings described in this erratum, the Line Transfer mode of DMA is identical to its Block Transfer mode, so this combination is redundant. In fact, a block containing only one line is still a block.</p>	1F48S

Errata Number	Errata Description	Applies to Mask
ES44	<p>Description (added 3/3/98, modified 3/11/98): Let's say that "channel A" is the DMA channel servicing the HI32, and that "channel B" is another DMA channel that has been disabled by software. Then, depending on the DMA Request Source field (DRS[4:0]) of the two channels, channel A may be stalled by channel B being disabled. Channel A may be stalled when the DMA Channel Enable (DE) bit in the DMA Control Register is cleared by software in the following cases:</p> <ul style="list-style-type: none"> DE bit of channel B cleared by software because of <ul style="list-style-type: none"> a Transfer Done from DMA channel 0 (DRSb = 00100) or an ESSI1 Receive Data (DRSb = 01100) or then channel A may be stalled by a Host Slave Receive Data (DRSa = 11100). DE bit of channel B cleared by software because of <ul style="list-style-type: none"> a Transfer Done from DMA channel 1 (DRSb = 00101) or an ESSI1 Transmit Data (DRSb = 01101) or then channel A may be stalled by a Host Master Receive Data (DRSa = 11101). DE bit of channel B cleared by software because of <ul style="list-style-type: none"> a Transfer Done from DMA channel 2 (DRSb = 00110) or an SCI Receive Data (DRSb = 01110) or then channel A may be stalled by a Host Slave Transmit Data (DRSa = 11110). DE bit of channel B cleared by software because of <ul style="list-style-type: none"> a Transfer Done from DMA channel 3 (DRSb = 00111) or an SCI Transmit Data (DRSb = 01111) or then channel A may be stalled by a Host Master Transmit Data (DRSa = 11111). <p>Workaround: Use either one of the following alternatives:</p> <ul style="list-style-type: none"> Clear and set the DE bit of channel A immediately after you clear the DE bit of channel B. Avoid a software clear of the DE bit of channel B. 	

Errata Number	Errata Description	Applies to Mask
ES45	<p>Description (added 3/3/ 98):</p> <p>When the Host Command Vector Register (HCVR) is written in Peripheral Component Interconnect (PCI) mode while the Receive Buffer Lock Enable (RBLE) bit is set in the DSP PCI Control Register (DPCR), the Host Data Transfer Complete (HDTC) status bit in DSP PCI Status Register (DPSR) may be set falsely, thus also causing an HDTC interrupt if that interrupt has been enabled by the Transfer Complete Interrupt Enable (TCIE) bit in the DPCR.</p> <p>Workaround:</p> <p>Use either one of the following alternatives:</p> <ul style="list-style-type: none"> • Clear HDTC, if it is set, by writing it with 1 in the Host Command Interface Status Register (ISR). • Clear HDTC, if it is set, by writing it with 1; use software-dependent information to distinguish between a false and true HDTC setting. For example, you do either of the following: <ul style="list-style-type: none"> - Alter the destination address pointer if the DSP Receive Data Register (DRXR) data is being transferred by the DSP core. The pointer will be changed if the HDTC setting is true. - Alter the destination address or counter registers of the DMA channel if the DRXR data is being transferred by the DMA. The registers will be changed if the HDTC setting is true. 	

Errata Number	Errata Description	Applies to Mask
ES46	<p>Description (added 4/7/1997; modified 7/7/1997):</p> <p>When a DMA controller is in a mode that clears \overline{DE} (i.e., TM = 0xx), if the core performs an external access with wait states or there is a transfer stall (see Appendix B, Section B.3.4.2 in the DSP56300 Family Manual) or a conditional transfer interlock (see Appendix B, Section B.3.5.1) during the last DMA channel transfer, there will be one additional DMA word transfer.</p> <p>Workaround: There are three general system-dependent workarounds for this problem. The user should test the system using these workarounds to determine which one to use in the particular system to overcome this problem. The workarounds are:</p> <p><u>Workaround 1:</u></p> <ol style="list-style-type: none"> Prepare one additional memory word in the source and destinations buffers. This data should be ignored. Activate a DMA Interrupt Service Routine (ISR) or poll the DTD bit to ensure block transfer completeness. In the DMA ISR or the handler routine after status polling, reload the values of the address registers. <p><u>Workaround 2:</u></p> <ol style="list-style-type: none"> Use a DMA mode that does not clear DE (i.e., TM = 1xx) and activate the DMA interrupt. In the ISR, execute the following operations in the order listed: clear DE, update the address registers, and set DE. <p><u>Workaround3:</u></p> <ol style="list-style-type: none"> Use a DMA mode that does not clear DE (i.e., TM = 1xx). Change the address mode from linear addressing to 2D or from 2D to 3D and use an offset register to update the address automatically at the end of the block. <p>Note: If the user can not use one of these workarounds, there may be other possible system-dependent workarounds.</p>	1F48S

Errata Number	Errata Description	Applies to Mask
ES46 cont.	<p>(Errata #8 continued)</p> <p>For systems using the HI32 and DMA interface, in which the host processor stores the exact number (N) of words to receive or transmit, the following workarounds can be used:</p> <p><u>Transfers from the HI32 to the DSP; DMA reads from DRXR:</u></p> <ol style="list-style-type: none"> The host processor writes N words to HTXR with the DMA channel working in mode 5 (TM = 101) and programmed to receive N words (DCO initial value equals N - 1) with the DMA interrupt enabled. After the DMA has read the N words, it enters the ISR, which disables the DMA, updates the pointers, and re-enables the DMA. <p>Note: This is based on Workaround #2 above.</p> <p><u>Transfers from the DSP to the HI32; DMA writes to DTXS:</u></p> <ol style="list-style-type: none"> The host processor is required to read N words with the DMA channel working in mode 5 (TM = 101) and programmed to transmit N + 6 words (DCO initial value equals N + 5) with the DMA interrupt enabled. By the time the host processors completes reading of the N words from HRXS, the DMA has filled the FIFO and entered the DMA interrupt. The DMA ISR should disable the DMA, update the pointers, and generate a software reset to the HI32 by writing 000 to HM in the DCTR. After this is complete (i.e., HACT in DSR is cleared), the ISR can re-enable the HI32 and the DMA controller. <p><u>Transfers from the DSP to the HI32; DMA writes to DTXM:</u></p> <ol style="list-style-type: none"> The host processor is required to read N words with the DMA channel working in mode 5 (TM = 101) and programmed to transmit N + 8 words (DCO initial value equals N + 7) with the DMA interrupt enabled. By the time the host processors completes reading of the N words from HRXS, the DMA has filled the FIFO and entered the DMA interrupt. The DMA ISR should disable the DMA, update the pointers, and generate a software reset to the HI32 by writing 000 to HM in the DCTR. After this is complete (i.e., HACT in DSR is cleared), the ISR can re-enable the HI32 and the DMA controller. <p>Note: This is the same as a DMA write to DTXS, except for the number of words for which the DMA is programmed.</p>	1F48S (cont.)



Freescale Semiconductor, Inc.

Chip Errata

DSP56301 Digital Signal Processor

Mask: 1F48S

Freescale Semiconductor, Inc.

Errata Number	Errata Description	Applies to Mask
ES47	<p>Description (added 4/7/1997):</p> <p>If the DMA channel and the core access the same 1/4 K internal X data, Y data, or program memory page, and the DMA interrupt is enabled, a false interrupt may occur in addition to the correct one.</p> <p>Workaround: Ensure that the channel's DTD status bit in the DSTR is set before jumping to the Interrupt Service Routine (i.e., the interrupt is correct only when DTD is set).</p> <p>Example:</p> <pre>ORG P:I_DMA0 JSSET #M_DTD0,X:M_DSTR,ISR_ ; ISR_ is the Interrupt Service ; Routine label for DMA channel 0</pre>	1F48S



Freescal Semiconductor, Inc.

Chip Errata

DSP56301 Digital Signal Processor

Mask: 1F48S

Errata Number	Errata Description	Applies to Mask
ES48	<p>Description (added 4/7/1997; modified 7/7/1997):</p> <p>Note: This is a subset of Errata # 46 (i.e., in every case that errata # 11 occurs, errata #46 occurs, but not vice versa).</p> <p>When a DMA controller is in a mode that clears \overline{DE} (i.e., TM = 0xx), and it transfers data to an external memory with two or more wait states, and the DSP core performs an external access with wait states or there is a transfer stall (see Appendix B, Section B.3.4.2 in the DSP56300 Family Manual) or a conditional transfer interlock (see Appendix B, Section B.3.5.1) during the last DMA channel transfer, the destination pointer for a subsequent DMA transfer may not be reprogrammed correctly. There are two defined workarounds to prevent the occurrence of this condition and one recovery code that should be used if the workarounds can not be used in a specific system:</p> <p><u>Workaround 1:</u></p> <ol style="list-style-type: none"> Use a DMA mode that does not clear DE (i.e., TM = 1xx) and activate the DMA interrupt. In the DMA ISR, clear DE, update the address registers, and set DE. <p><u>Workaround 2:</u></p> <ol style="list-style-type: none"> Use a DMA mode that does not clear DE (i.e., TM = 1xx). Change the address mode from linear addressing to 2D or 2D to 3D and use an offset register to update the address automatically at the end of the block. <p><u>Recovery (to recover if the condition occurs):</u></p> <ol style="list-style-type: none"> Enable the DMA interrupt. Use the following code in the DMA ISR: <pre> movep #dummy_source, x:M_DS Ri movep #dummy_dest, x:M_DDRi movep #0, x:M_DEOi movep #9E0240, x:M_DCRi ; initiate one dummy transfer ; if the bug occurred, the ; transfer will be to the ; old_block_last_dest + 1 ; dummy_dest ; and not to the nop </pre>	1F48S

For More Information On This Product,
Go to: www.freescale.com

Errata Number	Errata Description	Applies to Mask
ES48 Cont.	<p>(Errata #48 continued)</p> <p>For systems using the HI32 and DMA interface, in which the host processor stores the exact number (N) of words to receive or transmit, the following three examples indicate how the workarounds are used:</p> <p><u>Transfers from the HI32 to the DSP; DMA reads from DRXR:</u></p> <ol style="list-style-type: none"> The host processor writes N words to HTXR with the DMA channel working in mode 5 (TM = 101) and programmed to receive N words (DCO initial value equals N - 1) with the DMA interrupt enabled. After the DMA has read the N words, it enters the ISR, which disables the DMA, updates the pointers, and re-enables the DMA. <p>Note: This is based on Workaround #1 above.</p> <p><u>Transfers from the DSP to the HI32; DMA writes to DTXS:</u></p> <ol style="list-style-type: none"> The host processor is required to read N words with the DMA channel working in mode 5 (TM = 101) and programmed to transmit N + 6 words (DCO initial value equals N + 5) with the DMA interrupt enabled. By the time the host processors completes reading of the N words from HRXS, the DMA has filled the FIFO and entered the DMA interrupt. The DMA ISR should disable the DMA, update the pointers, and generate a software reset to the HI32 by writing 000 to HM in the DCTR. After this is complete (i.e., HACT in DSR is cleared), the ISR can re-enable the HI32 and the DMA controller. <p><u>Transfers from the DSP to the HI32; DMA writes to DTXM:</u></p> <ol style="list-style-type: none"> The host processor is required to read N words with the DMA channel working in mode 5 (TM = 101) and programmed to transmit N + 8 words (DCO initial value equals N + 7) with the DMA interrupt enabled. By the time the host processors completes reading of the N words from HRXS, the DMA has filled the FIFO and entered the DMA interrupt. The DMA ISR should disable the DMA, update the pointers, and generate a software reset to the HI32 by writing 000 to HM in the DCTR. After this is complete (i.e., HACT in DSR is cleared), the ISR can re-enable the HI32 and the DMA controller. <p>Note: This is the same as a DMA write to DTXS, except for the number of words for which the DMA is programmed.</p>	1F48S (cont.)

Errata Number	Errata Description	Applies to Mask
ES49	<p>Description (added 4/7/1997):</p> <p>If the HI32 is a PCI master and receives a target disconnect (TDIS = 1 in DPSR) while the Remaining Data Count (RDC[5:0] in DPSR) value is zero, the Remaining Data Count Qualifier bit (RDCQ in DPSR) may be incorrect (i.e., one instead of zero). This happens when a target initiates the Disconnect Without Data Termination at the last data phase to be transferred. In this case, the Master Data Transferred bit (MDT in DPSR) is cleared, correctly indicating that all data is not transferred, but the new burst length (BL[5:0] in DPMC) and the new address may be calculated erroneously:</p> $BL[5:0]_{new} = RDC[5:0] + RDCQ = RDCQ,$ $AR[31:0]_{new} = AR[31:0]_{old} + BL[5:0]_{old} - BL[5:0]_{new} = AR[31:0]_{old} + BL[5:0]_{old} - RDCQ.$ <p>Workaround:</p> <p>Use one of the following alternatives:</p> <ol style="list-style-type: none"> If MDT = 0 upon completion of a master transaction (read or write) while RDC[5:0] = 0 and RDCQ = 1 and TDIS = 1, reset the HI32 FIFOs (enter Mode 0) and re-transfer the last word of the disconnected transaction. If MDT = 0 upon completion of a master write transaction while RDC[5:0] = 0 and RDCQ = 1 and TDIS = 1, clear the DTXM-HRXS FIFO by setting the DPCR(CLRT) bit and re-transfer the last word of the disconnected transaction. If MDT = 0 upon completion of a master read transaction while RDC[5:0] = 0 and RDCQ = 1 and TDIS = 1, the exact amount of transferred data may be identified by counting the number of data words received through DRXR register (e.g., using the DMA counter if the DMA was used to handle master data reads). 	1F48S

Errata Number	Errata Description	Applies to Mask
ES50	<p>Description (added 6/9/1997):</p> <p>If the HI32 is programmed to operate in Universal Bus mode, a spike may be generated on the HTA pin before it is tri-stated. The spike polarity depends on the HTA pin mode; the spike is positive if the pin is programmed as active low and negative if the pin is programmed to be active high. This spike causes a problem if an active high (HTA) line is connected to a pull-up resistor or an active low line ($\overline{\text{HTA}}$) is connected to a pull-down resistor. In either case, the HTA signal may appear to indicate a Not Ready state to the mastering device while accessing a device that does not drive the HTA.</p> <p>Workaround.</p> <p>Use one of the following alternatives:</p> <ol style="list-style-type: none"> Connect a signal programmed as active high (HTA) to a pull-down resistor or connect a signal programmed as active low ($\overline{\text{HTA}}$) to a pull-up resistor. The spike does not affect the system functionality if the RC time defined by pull-up or pull-down resistor combined with the HTA load capacitance is less than the data strobe deassertion time. Use external circuitry to drive the HTA line to the required level while the data strobe is not asserted. For example, an AAX pin may be used for this purpose (if the DSP563xx is a mastering device). 	1F48S
ES51	<p>Description (added 7/7/1997):</p> <p>If the HI32 operates as a PCI target and the data FIFO is not serviced by the DSP at a high enough rate, the HI32 may insert more than 8 wait states.</p> <p>Workaround:</p> <p>Ensure that the DSP services the data FIFO at a high data rate. The required data rate is guaranteed if the data FIFO is serviced by the DMA channel with the highest priority.</p>	1F48S

Errata Number	Errata Description	Applies to Mask
ES52	<p>Description (added 7/7/1997):</p> <p>If a memory write transaction to HTXR is retried by the HI32 in Insert Address mode (i.e., IAE in DPCR is set), the PCI transaction address is written to the HTXR even if the HTXR is locked after the previous transaction (i.e., Receive Buffer Lock mode—RBLE in DPCR is set).</p> <p>Workaround:</p> <p>Use one of the following alternatives:</p> <ol style="list-style-type: none"> Typically, the Insert Address mode is used to tell the DSP software what to do with the transferred PCI data, according to the address used. Instead, use the Host Commands. The PCI master should send to the HI32 the Host Command with the Host Vector that indicates what to do with the PCI data, followed by the data itself. If Insert Address mode must be used, in addition to selecting the Insert Address mode (by setting IAE in the DPCR) and the Receive Buffer Lock mode (by setting RBLE in the DPCR), use the PCI interrupts ($\overline{\text{HINTA}}$ pin of the HI32). When the PCI address and data are transferred to HTXR, it is locked. Subsequent data should be transferred to the HTXR only when a PCI interrupt ($\overline{\text{INTA}}$) is generated by the HI32. The DSP should generate the PCI interrupt (by setting HINT in the DCTR) after the HDTC bit in the DPSR is set (i.e., the DRXR FIFO is cleared) and the corresponding HDTC interrupt is generated, if enabled. The PCI master should first clear the $\overline{\text{INTA}}$ interrupt line (e.g., requesting this via Host Command) and then send the next data (and address) to the HTXR. This is similar to workaround a, except replace the PCI interrupt with the Host Flags (HF[5:3] in the DCTR). 	1F48S

Errata Number	Errata Description	Applies to Mask
ES53	<p>Description (added 9/25/1997):</p> <p>Using the JTAG instruction code 1111 (\$F) or 1101 (\$D) for the BYPASS instruction may cause the chip to enter Debug mode (which then correctly sets the Status bits (OS[1:0]) in the OnCE Status and Control Register (OSCR[7:6]) and asserts the \overline{DE} output to acknowledge the Debug mode status).</p> <p>Workaround:</p> <p>Use one of the following alternatives:</p> <ol style="list-style-type: none"> If possible, do not use instruction code 1111 (\$F) or 1101 (\$D) for the BYPASS instruction. Use one of the other defined BYPASS instruction codes (i.e., any code from 1000–1100 (\$8–\$C) or 1110 (\$E)). If you must use instruction code 1111 (\$F) or 1101 (\$D), use the following procedure: <ul style="list-style-type: none"> While the \$F or \$D instruction code is in the Instruction Register, ensure that the JTAG Test Access Port (TAP) state machine does not pass through the JTAG Test-Logic-Reset state while accessing any JTAG registers (i.e., Instruction Register, Boundary Scan Register, or ID Register). Before using any other JTAG instruction, load one of the other BYPASS instruction codes (i.e., any code from 1000–1100 (\$8–\$C) or 1110 (\$E)) into the instruction register. Then, any other JTAG instruction may be used. 	1F48S
ES72	<p>Description (added 10/30/1997):</p> <p>During external memory accesses, noise may be generated by the Bus Strobe (\overline{BS}) signal and placed on the Test Clock (TCK) signal, causing the JTAG Test Access Port (TAP) controller to change states unpredictably. This problem may be more severe at higher speeds or in applications using multiple DSP56300 families.</p> <p>NOTE: Applies to PBGA package only.</p> <p>Workaround: Bypass the \overline{BS} line to signal ground with a 10 pF capacitor.</p>	1F48S

Errata Number	Errata Description	Applies to Mask
ES81	<p>Description (added 5/3/98):</p> <p>The HI32 may generate a wrong PAR signal.</p> <p>Workaround:</p> <p>If possible, the system should ignore parity errors generated in such a case.</p>	1F48S
ES82	<p>Description (added 5/13/98):</p> <p>The \overline{BL} pin may operate improperly when two consecutive manipulation instructions (bset/bclr/bchg) use external memory as the destination.</p> <p>Example of the sequence:</p> <pre>bset #5,x:(r0) ;; r0 is a pointer on an external memory address bclr #7,x:(r3) ;; r3 is a pointer on an external memory address</pre> <p>Workaround :</p> <p>Separate the consecutive bit manipulation instructions by any other instruction, as in the following example:</p> <pre>bclr #7,x:(r3) ;; r3 is a pointer on an external memory address nop bset #5,x:(r0) ;; r0 is a pointer on an external memory address</pre>	1F48S

Errata Number	Errata Description	Applies to Mask
ES84	<p>Description (added 5/13/98):</p> <p>When software disables a DMA channel (by clearing the DE bit of the DCR) , the DTD status bit of the channel may not be set if any of the following events occur:</p> <ol style="list-style-type: none"> Software disables the DMA channel just before a conditional transfer stall (Described by App B-3.5.1,UM). Software disables the DMA channel at the end of the block transfer (that is after the counter is loaded with its initial value and transfer of the last word of the block is completed). <p>As a result, the Transfer Done interrupt might not be generated.</p> <p>Workaround:</p> <p>Avoid using the instruction sequence causing the conditional transfer stall (See DSP56300 UM, App B-3.5.1 for description) in fast interrupt service routines. Every time the DMA channel needs to be disabled by software, the following sequence must be used :</p> <pre> bclr #DIE,x:M_DCR ; not needed if DIE is cleared bclr #DE,x:M_DCR ; instead of two instructions above, one 'movep' instruction may be used ; to clear DIE and DE bits movep #DCR_Dummy_Value,x:M_DCR bclr #DE,x:M_DCR nop nop </pre> <p>Here, the DCR_Dummy_value is any value of the DCR register that complies with the following requirements:</p> <ul style="list-style-type: none"> DE is set; DIE is set if Transfer Done interrupt request should be generated and cleared otherwise; DRS[4:0] bits must encode a reserved DMA request source (see the following list of reserved DRS values); <p>List of reserved DRS[4:0] values (per device):</p> <ul style="list-style-type: none"> DSP56302, DSP56309, DSP56303, DSP56304, DSP56362 — 10101-11111 DSP56305 — 11011 DSP56301 — 10011-11011 DSP56307 — 10111-11111 	1F48S

Errata Number	Errata Description	Applies to Mask
ES86	<p>Description (added 4/23/98):</p> <p>If the HI32 performs a write transaction as a PCI master and the transaction is disconnected by the target, the value of the MTRQ status bit in the DPSR register may be wrong.</p> <p>Workaround:</p> <p>Do not use an MTRQ status bit-related interrupt or polling. (The related DMA functionality is not affected by this issue.)</p>	1F48S
ES87	<p>Description (added 5/28/98):</p> <p>When the HI32 is an active PCI target, it does not set the DPE bit in the CSTR register if an address parity error occurs.</p> <p>Workaround :</p> <p>The Host can get information about the Address Parity status either by reading the SSE bit (in the CSTR) or by indirectly reading the (e.g. via Host Command) the APER bit in the DPSR register.</p>	1F48S
ES89	<p>Description (added 6/25/98):</p> <p>If the SCI Receiver is programmed to work with a different serial clock than the SCI Transmitter so that either the Receiver or Transmitter is using the external serial clock and the other is using the internally-generated serial clock—RCM and TCM in the SCCR are programmed differently—then the internal serial clock generator will not operate and the SCI portion (Receiver or Transmitter) clocked by the internal clock will be stuck.</p> <p>Workaround:</p> <p>Do not use SCI with the two SCI portions (Receiver and Transmitter) clocked by different serial clocks; use either both externally or both internally clocked.</p> <p>Or:</p> <p>When using both portions of the SCI (Receiver & Transmitter), do not program different values on RCM and TCM in the SCCR.</p>	1F48S

Errata Number	Errata Description	Applies to Mask
ES90	<p>Description (added 6/25/98)/Modified 4/19/99:</p> <p>A deadlock occurs during DMA transfers if all the following conditions exist:</p> <ol style="list-style-type: none"> 1. DMA transfers data between internal memory and external memory through port A. 2. DMA and the core access the same internal 0.25K memory module. 3. One of the following occurs: <ol style="list-style-type: none"> a. The bus arbitration system is active, i.e., \overline{BG} is changing, not tied to ground. b. Packing mode (bit 7 in the AAR[3 - 0] registers) is active for DMA transfers on Port A. <p>Workaround:</p> <p>One of the following, but workarounds 2, and 3 are valid ONLY to section 3 a of the errata - i.e. not valid if packing mode is used, and workaround 4 is valid only to section 3 b of the errata - i.e., not valid if bus arbitration is active.</p> <ol style="list-style-type: none"> 1. Use intermediate internal memory on which there is no contention with the core. 2. Tie \overline{BG} to ground, or have an external arbiter that asserts \overline{BG} even if BR is not asserted. 3. Set the BCR[BRH] bit, whenever BR must be active. 4. Avoid using packing mode. 	1F48S

Errata Number	Errata Description	Applies to Mask
ES95	<p>Description (added 8/15/98):</p> <p>If more than a single DMA channel is enabled while the DSP stays in the WAIT processing state, and triggering one of the DMA channels causes an exit from the WAIT state (See A-6.115, UM), triggering another DMA channel might cause improper DMA operation.</p> <p>Workaround:</p> <p>Assure that only a single DMA channel can be triggered during DSP WAIT state. If the application cannot guarantee this, other DMA channels should be disabled before the WAIT processing state is entered and then reenabled after WAIT state is exited.</p>	1F48S
ES101	<p>Description (added 10/26/98):</p> <p>If the reset mode is expanded mode (for example, mode 0 or mode 8 on the DSP5630x), A MOVE (not a PROGRAM FETCH) from internal P memory to any destination may not work properly.</p> <p>Workaround:</p> <p>After each reset ($\overline{\text{RESET}}$) negation and before the first move from internal program memory, execute the following sequence:</p> <pre> BSET #M_CE, sr NOP NOP NOP BCLR #M_CE, sr </pre>	1F48S

Errata Number	Errata Description	Applies to Mask
ES104	<p>Description: (added 11/24/98):</p> <p>An improper operation may occur when all the following conditions apply:</p> <ul style="list-style-type: none"> The DMA channel is in a mode that does not automatically clear the DE bit at the end of the block (DTM[2:0] = 1xx in DCR). This channel is disabled by software (by clearing DE in DCR) while it is triggered for a new transfer. The previous operation is not yet completed. <p>Workaround:</p> <p>The DMA channel should be disabled only when it is not triggered for a new transfer, i.e. when the DACT bit in the DSTR register is cleared.</p> <p>Note: To perform this operation most efficiently, all other DMA channels should be disabled.</p>	1F48S
ES107	<p>Description (added 12/8/98):</p> <p>The HDTC status bit (relevant only if the RBLE control bit is set) may not be set properly when both of the following conditions apply:</p> <p>a) DSP software clears the HDTC bit while the PCI bus is parked on the HI32.</p> <p>b) The PCI master read transaction is initiated by the HI32 while the bus is still parked on the HI32.</p> <p>Workaround:</p> <p>Use one of the following alternatives:</p> <ol style="list-style-type: none"> Avoid bus parking on the HI32. Enter the Personal Software Reset (HM[2:0]=0) in HDTC ISR. Poll the MRRQ and SRRQ status bits before the start of each master read transaction (e.g. in MARQ ISR). Start this transaction only when both MRRQ and SRRQ are cleared. The HDTC status bit should be cleared by the DSP software as defined in the specification. 	1F48S

Errata Number	Errata Description	Applies to Mask
ES114	<p>Description (added 4/19/99, revised 4/30/99):</p> <p>A DMA channel may operate improperly when the address mode of this channel is defined as three-dimensional (D3D=1) and DAM[5:0] = 1xx 1 10 or DAM[5:0] = 01xx 10 (i.e., triple counter mode is E).</p> <p>Workaround:</p> <p>Use the triple counter modes C(DAM[1:0]=00) or D(DAM[1:0]=01) instead of the E(DAM[1:0]=10) mode.</p>	1F48S
ES115	<p>Description (added 4/19/99):</p> <p>When a DMA channel (called channel A) is disabled by software clearing the channel's DCR[DE] bit, the DTD bit may not get set, and the DMA end of the block interrupt may not happen if one of the following occurs:</p> <ol style="list-style-type: none"> 1. There is another channel (channel B) executing EXTERNAL accesses, and the DE bit of channel A is being cleared by software at the end of the channel B word transfer - if channel B is in Word transfer mode, or at the end of the channel B line transfer - if channel B is in Line Transfer mode, or at the end of the channel B block transfer - if channel B is in Block transfer mode. 2. This channel (A) is executing EXTERNAL accesses, and the DE bit of this channel (A) is being cleared by software at the end of the channel B word transfer - if channel B is in Word transfer mode, or at the end of the channel B line transfer - if channel B is in Line transfer mode. <p>Workaround:</p> <p>Avoid executing a DMA external access when any DMA channel should be disabled. This can be done as follows. Every time the DMA channel needs to be disabled by software, the following sequence must be used:</p> <pre>;; initialize an unused DMA channel "C" movep #DSR_swflag, x:M_DSRC ;; here DSR_swflag is an ;; unused X, Y or P memory ;; location, should ;; be initialized to ;; \$800000 ;; M_DSRC - address of the ;; channel C DSR register.</pre>	1F48S



Freescale Semiconductor, Inc.
Chip Errata
DSP56301 Digital Signal Processor
Mask: 1F48S

Freescale Semiconductor, Inc.

Errata Number	Errata Description	Applies to Mask
ES115 cont.	<pre>movep #DDR_swflag, x:M_DDRC ;; DDR_swflag is an unused ;; X, Y or P memory ;; location, should be ;; initialized to \$000000 ;; M_DDRC - ;; address of the channel C ;; DDR register . movep #TR_LENGTH, x:M_DCOC ;; see below the definition ;; of the TR_LENGTH value, ;; M_DCOC - address ;; of the channel C DCO register .movep #1f0240, x:M_DCRC ;; M_DCRB - address of the ;; channel C DCR register. ;; Set transfer mode - ;; block transfer, ;; triggered by ;; software highest ;; priority, continuous ;; mode on no-update ;; source and destination ;; address mode X memory ;; location for source ;; and destination (can be ;; chosen by ;; user accordingly to ;; DSR_swflag/DDR_swflag)</pre>	1F48S



Freescal Semiconductor, Inc.

Chip Errata

DSP56301 Digital Signal Processor

Mask: 1F48S

Freescal Semiconductor, Inc.

Errata Number	Errata Description	Applies to Mask
ES115 cont.	<pre>;; disable DMA channel "A" ori #3, mr ;; mask all interrupts bset #23, x:M_DCRC ;; enable DMA channel C bclr #23,x:DDR_swflag,* ;; wait until DMA channel C ;; begin transfer bclr #23, x:M_DCRA ;; disable DMA channel A nop nop jclr #M_DTDA, x:M_DSTR,* ;; polling DTD bit of the DMA ;; channel A,</pre> <p>The TR_LENGTH value can be defined as the maximum length of the external DMA transfer—from the length of the read DMA cycle and from the length of the write DMA cycle. The length of the external read/write DMA cycle can be defined as the length of the PORTA external access. The length of the internal read/write DMA cycle can be defined in the errata case as 2 DSP clock cycles. The TR_LENGTH can be found as sum of the lengths of the DMA read and DMA write cycles.</p>	1F48S
ES124	<p>Description (added 9/11/99) (reclassified from documentation to silicon errata 11/11/99):</p> <p>When an external PCI master executes a configuration space read from the HI32 with an odd number of byte lanes enabled (for example, $\overline{BE3} - \overline{BE0} = 1000$), the DSP drives the parity signal (HPAR) with the wrong value. This is because the $\overline{BE3} - \overline{BE0}$ signals are ignored (erroneously) when generating the parity value during configuration space reads.</p> <p>Workaround: None.</p> <p>Pertains to: The HI32 (PCI) chapter of the user's manual, in the section on PCI Mode (DCTR[HM]=S1). In Revision 2 of the <i>DSP56301 User's Manual</i>, this section is 6.5.2 on page 6-14. The information should accompany the bullet on Memory-Space and configuration transactions as a target.</p> <p>NOTE: Was documentation errata, ED39.</p>	1F48S



Freescale Semiconductor, Inc.
Chip Errata
DSP56301 Digital Signal Processor
Mask: 1F48S

Freescale Semiconductor, Inc.

Errata Number	Errata Description	Applies to Mask
ES134	<p>Description (added 11/20/2001):</p> <p>The following sequence gives erroneous results:</p> <p>1) A different slave on the bus terminates a transaction (for example, assertion of "stop").</p> <p>2) Immediately afterwards (no more than one PCI clock), the chip's memory space control/status register at PCI address ADDR is read in a single-word transaction. In this transaction, the chip drives to the bus the data corresponding to the register at PCI address ADDR+4, instead of the requested ADDR.</p> <p>NOTE: ADDR is the PCI address of one of the following registers: HCTR (ADDR=\$10) , HSTR (ADDR=\$14), or HCVR (ADDR=\$18), and not the data register.</p>	1F48S

DOCUMENTATION UPDATES

Errata Number	Document Update	Applies to Mask
ED1	<p>Description (revised 11/9/98):</p> <p>XY memory data move does not work properly if the X-memory move destination is internal I/O and the Y-memory move source is a register used as destination in the previous adjacent move from non Y-memory OR the Y-memory move destination is a register used as source in the next adjacent move to non Y-memory.</p> <p>Here are examples of the two cases (where x:(r1) is a peripheral):</p> <p>Example 1:</p> <pre>move #\$12,y0 move x0,x:(r7) y0,y:(r3) (while x:(r7) is a peripheral).</pre> <p>Example 2:</p> <pre>mac x1,y0,a x1,x:(r1)+ y:(r6)+,y0 move y0,y1</pre> <p>This is not a bug, but a documentation update. Any of the following alternatives can be used:</p> <ol style="list-style-type: none"> Separate these two consecutive moves by any other instruction. Split XY Data Move to two moves. 	1F48S
ED2	<p>Description (added 4/7/1997):</p> <p>$\overline{\text{BL}}$ pin timings T198 and T199 in the Data Sheet are changed, improving the arbitration latency: T198 is 5 ns (max), T199 is 0 ns (min).</p> <p>This is not a bug, but a documentation update.</p>	1F48S
ED3	<p>Description (added 4/7/1997):</p> <p>A one-word conditional branch instruction at LA-1 is not allowed.</p> <p>This is not a bug, but a documentation update.</p>	1F48S

ED4	<p>Description (added 4/7/1997):</p> <p>The following instructions should not start at address LA:</p> <p>MOVE to/from Program space {MOVEM, MOVEP (only the P space options)}</p> <p>This is not a bug but a documentation update (Appendix B, DSP56300 Family Manual).</p>	1F48S
ED6	<p>Description (added 4/9/98)</p> <p>When the $\overline{\text{HIRQ}}$ pin is used in pulse mode (HIRH=0 in DCTR), the LT[7:0] value (in CLAT) should not be zero. This is not a bug but a documentation update.</p>	1F48S
ED7	<p>Description (added 1/27/98):</p> <p>When activity passes from one DMA channel to another and the DMA interface accesses external memory (which requires one or more wait states), the DACT and DCH status bits in the DMA Status Register (DSTR) may indicate improper activity status for DMA Channel 0 (DACT = 1 and DCH[2:0] = 000).</p> <p>Workaround:</p> <p>None.</p> <p>Pertains to: DSP56300 Family Manual, Sections 8.1.6.3 and 8.1.6.4</p>	1F48S
ED8	<p>Description (added 7/7/1997):</p> <p>The timing for HSAK is no longer qualified by the data strobe. The new timing numbers are:</p> <ol style="list-style-type: none"> T318—HSAK assertion from HA0–HA10 and HAEN valid is 30.0 ns maximum. T319—HSAK assertion hold from HA0–HA10 and NAEN not valid is 2.0 ns minimum. <p>Pertains to: Data Sheet, Table on Universal Bus Mode Timing Parameters, Table 2-19 (Page 2-61 for 301 and Page 2-49 for 305)</p>	1F48S

ED9	<p>Description (added 1/27/98):</p> <p>When the SCI is configured in Synchronous mode, internal clock, and all the SCI pins are enabled simultaneously, an extra pulse of 1 DSP clock length is provided on the SCLK pin.</p> <p>Workaround:</p> <p>a. Enable an SCI pin other than SCLK.</p> <p>b. In the next instruction, enable the remaining SCI pins, including the SCLK pin.</p> <p>Pertains to: UM, SCI Chapter (Use the 302 UM as your reference, Section 8.4.2, “SCI Initialization”)</p>	1F48S										
ED10	<p>Description (added 5/13/98):</p> <p>The HI32 may operate improperly in PCI mode when the TWSD bit is set in the HCTR register.</p> <p>Workaround:</p> <p>Do not set the TWSD bit in the HCTR register; this bit is reserved. This is a documentation change.</p>	1F48S										
ED12	<p>Description (added 5/13/98):</p> <p>When the HI32 is in PCI mode, the HTF control bits affect the address insertion (the IAE bit is set in the DPCR register) in the same way they affect the transferred data.</p> <p>Address as appears on the PCI bus: \$12345678</p> <table><tr><td>HTF[1:0]</td><td>Inserted Address</td></tr><tr><td>00</td><td>\$005678, \$001234</td></tr><tr><td>01</td><td>\$345678</td></tr><tr><td>10</td><td>\$345678</td></tr><tr><td>11</td><td>\$123456</td></tr></table> <p>Workaround:</p> <p>This is a documentation update.</p>	HTF[1:0]	Inserted Address	00	\$005678, \$001234	01	\$345678	10	\$345678	11	\$123456	1F48S
HTF[1:0]	Inserted Address											
00	\$005678, \$001234											
01	\$345678											
10	\$345678											
11	\$123456											
ED13	<p>Description (added 5/15/98):</p> <p>When the HI32 is in PCI mode, the Insert Address Enable control bit (IAE=1) can be set only with the Receive Buffer Lock Enable control bit set (RBLE=1 in the DPCR register.)</p>	1F48S										

ED14	<p>The data sheets of the various DSP56300 host interfaces (HI32 excluded) must be modified to make the HI08/HDI08 compatible with PortA timing 114, which is included here as a reference.</p> <p>Timing 321 "Write data strobe deassertion width" should be split (similar to timing 319 "Read data strobe deassertion width"), as described here:</p> <p>Write data strobe deassertion width:</p> <ul style="list-style-type: none"> after HCTR, HCVR and "Last Data Register" writes <div> <div>2.5*Tc+10.0</div> <div>@66MHz</div> </div> <div> <div>2.5*Tc+8.3</div> <div>@80MHz</div> </div> <div> <div>2.5*Tc+6.6</div> <div>@100MHz</div> </div> after TXH:TXM writes (with HBE=0), TXM:TXL writes (with HBE=1) 25 <div> <div>20.6</div> <div>@80MHz</div> </div> <div> <div>16.5</div> <div>@100MHz</div> </div> <p>That is, a minimum of 4 WS for PortA is required for 100 MHz operation.</p> <p>Reference: Timing 114 @ 100MHz</p> <p>114</p> <table> <tr> <td>WR_ deassertion time</td><td>0.5 x TC - 3.5</td><td>1.5ns</td></tr> <tr> <td></td><td>[WS = 1]</td><td></td></tr> <tr> <td></td><td>TC - 3.5</td><td>6.5ns</td></tr> <tr> <td></td><td>[2 <= WS <= 3]</td><td></td></tr> <tr> <td></td><td>2.5 x TC - 3.5</td><td>21.5ns</td></tr> <tr> <td></td><td>[4 <= WS <= 7]</td><td></td></tr> <tr> <td></td><td>3.5 x TC - 3.5</td><td>31.5ns</td></tr> <tr> <td></td><td>[WS >= 8]</td><td></td></tr> </table>	WR_ deassertion time	0.5 x TC - 3.5	1.5ns		[WS = 1]			TC - 3.5	6.5ns		[2 <= WS <= 3]			2.5 x TC - 3.5	21.5ns		[4 <= WS <= 7]			3.5 x TC - 3.5	31.5ns		[WS >= 8]		1F48S
WR_ deassertion time	0.5 x TC - 3.5	1.5ns																								
	[WS = 1]																									
	TC - 3.5	6.5ns																								
	[2 <= WS <= 3]																									
	2.5 x TC - 3.5	21.5ns																								
	[4 <= WS <= 7]																									
	3.5 x TC - 3.5	31.5ns																								
	[WS >= 8]																									
ED15	<p>Description (added 7/21/98):</p> <p>The DRAM Control Register (DCR) should not be changed while refresh is enabled. If refresh is enabled only a write operation that disables refresh is allowed.</p> <p>Workaround:</p> <p>First disable refresh by clearing the BREN bit, than change other bits in the DCR register, and finally enable refresh by setting the BREN bit.</p>	1F48S																								

ED17	<p>Description (added 9/28/98):</p> <p>In all DSP563xx technical datasheets, a note is to be added under "AC Electrical Characteristics" that although the minimum value for "Frequency of Extal" is 0MHz, the device AC test conditions are 15MHz and rated speed.</p> <p>Workaround:</p> <p>N/A</p>	1F48S
ED18	<p>Description (added 11/2/98):</p> <p>The PCI host must not change the values of the HBE[3:0] bits during PCI read transactions from the HI32 as a PCI target.</p>	1F48S
ED19	<p>Description (added 11/9/98):</p> <p>To guarantee the proper HI32 operation, the DMA should service the HI32 under the following restrictions:</p> <ul style="list-style-type: none"> Two DMA channels should not service the DRXR FIFO if master and slave data is mixed there. The DMA data transfers should not be concurrent with the 56300 Core data transfers to/from the same HI32 data FIFO. 	1F48S
ED20	<p>Description (added 11/24/98):</p> <p>In the Technical Datasheet Voh-TTL should be listed at 2.4 Volts, not as:</p> $TTL = V_{CC} - 0.4$ <p>Workaround:</p> <p>This is a documentation update.</p>	1F48S
ED21	<p>Description (added 11/24/98):</p> <p>In the Technical Datasheet Iol should be listed as 1.6 mA, not as 3.0 mA.</p> <p>Workaround:</p> <p>This is a documentation update.</p>	1F48S
ED24	<p>Description (added 11/24/98):</p> <p>The technical datasheet supplies a maximum value for internal supply current in Normal, Wait, and Stop modes. These values will be removed because we will specify only a "Typical" current.</p> <p>Workaround:</p> <p>This is a documentation update.</p>	1F48S

ED25	<p>Description (added 12/16/98):</p> <p>Current definition:</p> <p>HDTC is set if SRRQ and MRRQ are cleared (i.e. the host-to-DSP data path is emptied by DSP56300 core reads) under one of the following conditions:</p> <ul style="list-style-type: none"> • a non-exclusive PCI write transaction to the HTXR terminates or completes • <u>HLOCK</u> is negated after the completion of an exclusive write access to the HTXR • the HI32 initiates a read transaction. The HI32 disconnects (retry or disconnect-C) forthcoming write accesses to the HTXR as long as HDTC is set. <p>New definition:</p> <p>HDTC is set if SRRQ and MRRQ are cleared (i.e. the host-to-DSP data path is emptied by DSP56300 Core reads) under one of the following conditions:</p> <ul style="list-style-type: none"> • a non-exclusive PCI write transaction to the HTXR terminates or completes • <u>HLOCK</u> is negated after the completion of an exclusive write access to the HTXR. The HI32 disconnects (retry or disconnect-C) forthcoming write accesses to the HTXR as long as HDTC is set. <p>Note: The HDTC bit is not set after a read transaction initiated by the HI32 as a PCI master.</p> <p>Workaround:</p> <p>NTR</p>	1F48S
ED26	<p>Description (added 1/6/99):</p> <p>The specification DMA Chapter is wrong.</p> <p>“Due to the DSP56300 Core pipeline, after DE bit in DCRx is set, the corresponding DTDx bit in DSTR will be cleared only after two instruction cycles.”</p> <p>Should be replaced with:</p> <p>“Due to the DSP56300 Core pipeline, after DE bit in DCRx is set, the corresponding DTDx bit in DSTR will be cleared only after three instruction cycles.”</p>	1F48S

ED28	<p>Description (added 1/7/1997; identified as Documentation Errata 2/1/99):</p> <p>When two consecutive LAs have a conditional branch instruction at LA-1 of the internal loop, the part does not operate properly. For example, the following sequence may generate incorrect results:</p> <pre> DO #5, LABEL1 NOP DO #4, LABEL2 NOP MOVE (R0) + BSCC _DEST ; conditional branch at LA-1 of internal loop NOP ; internal LA LABEL2 NOP ; external LA LABEL1 NOP NOP _DEST NOP NOP RTS </pre> <p>Workaround: Put an additional NOP between LABEL2 and LABEL1.</p> <p>Pertains to: DSP56300 Family Manual, Appendix B, Section B-4.1.3, "At LA-1."</p>	1F48S
ED29	<p>Description (added 9/12/1997; identified as a Documentation errata 2/1/99):</p> <p>When the ESSI transmits data with the CRA Word Length Control bits (WL[2:0]) = 100, the ESSI is designed to duplicate the last bit of the 24-bit transmission eight times to fill the 32-bit shifter. Instead, after shifting the 24-bit word correctly, eight 0s are being shifted.</p> <p>Workaround:</p> <p>None at this time.</p> <p>Pertains to: UM, Section 7.4.1.7, "CRA Word Length Control." The table number is 7-2.</p>	1F48S

ED30	<p>Description (added 9/12/1997; identified as a Documentation errata 2/1/99):</p> <p>When the ESSI transmits data in the On-Demand mode (i.e., MOD = 1 in CRB and DC[4:0] = \$00000 in CRA) with WL[2:0] = 100, the transmission does not work properly.</p> <p>Workaround:</p> <p>To ensure correct operation, do not use the On-Demand mode with the WL[2:0] = 100 32-bit Word-Length mode.</p> <p>Pertains to: UM, Section 7.5.4.1, "Normal/On-Demand Mode Selection."</p>	1F48S
ED31	<p>Description (added 9/12/1997; modified 9/15/1997; identified as a Documentation errata 2/1/99):</p> <p>Programming the ESSI to use an internal frame sync (i.e., SCD2 = 1 in CRB) causes the SC2 and SC1 signals to be programmed as outputs. If however, the corresponding multiplexed pins are programmed by the Port Control Register (PCR) to be GPIOs, then the GPIO Port Direction Register (PRR) chooses their direction, but this causes the ESSI to use an external frame sync if GPIO is selected.</p> <p>Note: This errata and workaround apply to both ESSI0 and ESSI1.</p> <p>Workaround:</p> <p>To assure correct operation, either program the GPIO pins as outputs or configure the pins in the PCR as ESSI signals.</p> <p>Note: The default selection for these signals after reset is GPIO.</p> <p>Pertains to: UM, Section 7.4.2.4, "CRB Serial Control Direction 2 (SCD2) Bit 4"</p>	1F48S



Freescale Semiconductor, Inc.

Chip Errata

DSP56301 Digital Signal Processor

Mask: 1F48S

ED32	<p>Description (added 11/9/98; identified as a Documentation errata 2/1/99):</p> <p>When returning from a long interrupt (by RTI instruction), and the first instruction after the RTI is a move to a DALU register (A, B, X, Y), the move may not be correct, if the 16-bit arithmetic mode bit (bit 17 of SR) is changed due to the restoring of SR after RTI.</p> <p>Workaround:</p> <p>Replace the RTI with the following sequence:</p> <pre>movec ssl, sr nop rti</pre> <p>Pertains to: DSP56300 Family Manual. Add a new section to Appendix B that is entitled "Sixteen-Bit Compatibility Mode Restrictions."</p>	1F48S
-------------	--	-------



Freescale Semiconductor, Inc.
Chip Errata
DSP56301 Digital Signal Processor
Mask: 1F48S

ED33	<p>Description (added 12/16/98; identified as a Documentation errata 2/1/99):</p> <p>When Stack Extension mode is enabled, a use of the instructions BRKcc or ENDDO inside do loops might cause an improper operation.</p> <p>If the loop is non nested and has no nested loop inside it, the errata is relevant only if LA or LC values are being used outside the loop.</p> <p>Workaround:</p> <p>If Stack Extension is used, emulate the BRKcc or ENDDO as in the following examples. We split between two cases, finite loops and do forever loops.</p> <p>1) Finite DO loops (i.e. not DO FOREVER loops)</p> <p>=====</p> <p>BRKcc</p> <p>Original code:</p> <pre>do #N,label1 do #M,label2 BRKcc label2 label1</pre> <p>Will be replaced by:</p> <pre>do #N, label1 do #M, label2 Jcc fix_brk_routine</pre>	1F48S
------	--	-------



Freescale Semiconductor, Inc.
Chip Errata
DSP56301 Digital Signal Processor
Mask: 1F48S

Freescale Semiconductor, Inc.

ED33
cont.

```

nop_before_label2
        nop        ; This instruction must be NOP.
label2
        .....
        .....
label1
        ....
        ....

fix_brk_routine
        move #1,lc
        jmp  nop_before_label2

ENDDO
-----
Original code:
        do #M,label1
        .....
        .....
                do #N,label2
                .....
                .....
                ENDDO
                .....
                .....
label2
        .....
        .....
label1

Will be replaced by:
        do #M, label1
        .....
        .....
                do #N, label2
                .....
                .....
        JMP      fix_enddo_routine
```

1F48S



Freescale Semiconductor, Inc.
Chip Errata
DSP56301 Digital Signal Processor
Mask: 1F48S

ED33 cont.	<pre>nop_after_jump NOP ; This instruction must be NOP. label2 label1 fix_enddo_routine move #1,lc move #nop_after_jump,la jmp nop_after_jump 2) DO FOREVER loops ===== BRKcc ----- Original code: do #M,label1 do forever,label2 BRKcc label2 label1</pre>	1F48S
-----------------------	--	--------------



Freescale Semiconductor, Inc.
Chip Errata
DSP56301 Digital Signal Processor
Mask: 1F48S

Freescale Semiconductor, Inc.

ED33 cont.	<p>Will be replaced by:</p> <pre>do #M,label1 do forever,label2 JScC fix_brk_forever_routine ; <--- note: JScC and not Jcc nop_before_label2 nop ; This instruction must be NOP. label2 label1 fix_brk_forever_routine move ssh,x:<...> ; <...> is some reserved not used address (for temporary data) move #nop_before_label2,ssh bclr #16,ssl ; move #1,lc rti ; <---- note: "rti" and not "rts" ! ENDDO ----- Original code: do #M,label1</pre>	1F48S
---------------	--	-------



Freescale Semiconductor, Inc.
Chip Errata
DSP56301 Digital Signal Processor
Mask: 1F48S

Freescale Semiconductor, Inc.

ED33 cont.	<pre>do forever,label2 ENDDO label2 label1 Will be replaced by: do #M,label1 do forever,label2 JSR fix_enddo_routine ; <--- note: JSR and not JMP nop_after_jump NOP ; This instruction should be NOP label2 label1 fix_enddo_routine nop move #1,lc bclr #16,ssl move #nop_after_jump,la rti ; <--- note: "rti" and not "rts"</pre> <p>Pertains to: DSP56300 Family Manual, Section B-4.2, “General Do Restrictions.”</p>	1F48S
-----------------------	--	--------------

ED34	<p>Description (added 1/5/99; identified as a Documentation errata 2/1/99):</p> <p>When stack extension is enabled, the read result from stack may be improper if two previous executed instructions cause sequential read and write operations with SSH. Two cases are possible:</p> <p>Case 1:</p> <p>For the first executed instruction: move from SSH or bit manipulation on SSH (i.e. jclr, brclr, jset, brset, btst, bsset, jsset, bsclr, jsclr).</p> <p>For the second executed instruction: move to SSH or bit manipulation on SSH (i.e. jsr, bsr, jscc, bscc).</p> <p>For the third executed instruction: an SSL or SSH read from the stack result may be improper - move from SSH or SSL or bit manipulation on SSH or SSL (i.e., bset, bclr, bchg, jclr, brclr, jset, brset, btst, bsset, jsset, bsclr, jsclr).</p> <p>Workaround:</p> <p>Add two NOP instructions before the third executed instruction.</p> <p>Case 2:</p> <p>For the first executed instruction: bit manipulation on SSH (i.e. bset, bclr, bchg).</p> <p>For the second executed instruction: an SSL or SSH read from the stack result may be improper - move from SSH or SSL or bit manipulation on SSH or SSL (i.e., bset, bclr, bchg, jclr, brclr, jset, brset, btst, bsset, jsset, bsclr, jsclr).</p> <p>Workaround:</p> <p>Add two NOP instructions before the second executed instruction.</p> <p>Pertains to: DSP56300 Family Manual, Appendix B, add a new section called "Stack Extension Enable Restrictions." Cover all cases. Also, in Section 6.3.11.15, add a cross reference to this new section.</p>	1F48S
-------------	---	--------------

ED37	<p>Description (added 4/19/99):</p> <p>In paragraph 6.1.1.11 on page 6-12 of the 301 User's Manual, there is an error, as follows:</p> <p>"HIRQ_ is asserted by the HI32 when a host interrupt request (recieve and/or transmit) is generated in the HI32"</p> <p>Workaround/correction:</p> <p>Should be:</p> <p>"HIRQ_ is asserted by the HI32 when a host interrupt request (receive and/or transmit) is generated in the HI32 (as described in paragraphs 6.2.1.1, 6.2.1.1 and 6.2.1.4)."</p>	1F48S
ED38	<p>Description (added 7/14/99):</p> <p>If Port A is used for external accesses, the BAT bits in the AAR3-0 registers must be initialized to the SRAM access type (i.e. BAT = 01) or to the DRAM access type (i.e. BAT = 10). To ensure proper operation of Port A, this initialization must occur even for an AAR register that is not used during any Port A access. Note that at reset, the BAT bits are initialized to 00.</p> <p>Pertains to: <i>DSP56300 Family Manual</i>, Port A Chapter (Chapter 9 in Revision 2), description of the BAT[1 -0] bits in the AAR3 - AAR0 registers. Also pertains to the core chapter in device-specific user's manuals that include a description of the AAR3 - AAR0 registers with bit definitions (usually Chapter 4).</p>	1F48S

ED40	<p>Description (added 11/11/99):</p> <p>When an instruction with all the following conditions follows a repeat instruction, then the last move will be corrupted.:</p> <ol style="list-style-type: none"> 1. The repeated instruction is from external memory. 2. The repeated instruction is a DALU instruction that includes 2 DAL registers, one as a source, and one as destination (e.g. tfr, add). 3. The repeated instruction has a double move in parallel to the DALU instruction: one move's source is the destination of the DALU instruction (causing a DALU interlock); the other move's destination is the source of the DALU instruction. <p>Example:</p> <pre> rep #number tfr x0,a x(r0)+,x0 a,y0 ; This instruction is from external memory __ _____ ----- -----> This is condition 3 second part. _____ -----> This is condition 3, first part - DALU interlock </pre> <p>In this example, the second iteration before the last, the "x(r0)+,x0" doesn't happen. On the first iteration before the last, the X0 register is fixed with the "x(r0)+,x0", but the "tfr x0,a" gets the wrong value from the previous iteration's X0. Thus, at the last iteration the A register is fixed with "tfr x0,a", but the "a,y0" transfers the wrong value from the previous iteration's A register to Y0.</p> <p>Workaround:</p> <ol style="list-style-type: none"> 1. Use the DO instruction instead; mask any necessary interrupts before the DO. 2. Run the REP instructions from internal memory. 3. Don't make DALU interlocks in the repeated instruction. After the repeat make the move. In the example above, all the "move a,y0" are redundant so it can be done in the next instruction: <pre> rep #number tfr x0,a x(r0)+,x0 move a,y0 </pre> <p>If no interrupts before the move is a must, mask the interrupts before the REP.</p> <p>Pertains to: <i>DSP56300 Family Manual, Rev. 2, Section A.3, "Instruction Sequence Restrictions."</i></p>	1F48S
------	--	-------

ED42	<p>Description (added on 3/22/2000)</p> <p>The DMA End-of-Block-Transfer interrupt cannot be used if DMA is operating in the mode in which DE is not cleared at the end of the block transfer (DTM = 100 or 101).</p> <p>Pertains to:</p> <p><i>DSP56300 Family Manual</i>, Rev. 2, Section 10.4.1.2, “End-of-Block-Transfer Interrupt.” Also, Section 10.5.3.5, “DMA Control Registers (DCR[5–0],” discussion of bits 21 – 19 (DTM bits).</p>	1F48S
-------------	---	--------------

Motorola and  are registered trademarks of Motorola, Inc.

OnCE is a trademark of Motorola, Inc.

NOTES

1. An over-bar (i.e., $\overline{\text{xxxx}}$) indicates an active-low signal.
2. The letters in the right column tell which DSP56301 mask numbers apply.
3. The Motorola DSP website has additional documentation updates that can be accessed at the following URL:
<http://www.motorola-dsp.com/>
4. Information contained in the addendum to the DSP56301 data sheet applies to all members of the DSP56300 core family, as applicable (i.e, references to the HI32 port do not apply to the DSP56302 and DSP56303).

-end-