

# Changes in Process Technologies: Hardware and Software Design Implications for the DSP56300 Family

Competitive designs for wireless infrastructure applications require faster DSPs with reduced power requirements. To meet this industry demand, the Freescale DSP56300 family DSPs are based on continually evolving fabrication process technologies. This document describes the differences between DSP56300 family derivatives that use the Freescale Communication Design Rules (CDR) process technology and derivatives that use the Freescale High-Performance (HiP) process technology. Migration of DSP56300 family members from the CDR to the HiP4 process affects internal memory block size, voltage, operating frequency, and Port A timings. Further migration from HiP4 to HiP7 affects voltage, operating frequency, and Port A timings as well as completely eliminating support for DRAM.

## CONTENTS

<b>1</b>	Summary of Differences .....	2
<b>2</b>	Voltage .....	2
<b>3</b>	Operating Frequency .....	2
<b>4</b>	Port A Timings .....	2
<b>5</b>	Memory Block Size .....	3

# 1 Summary of Differences

**Table 1** summarizes the process-related differences presented in this document for DSP56300 family derivatives using the CDR and HiP4 process technologies and identifies related trends for future process technologies.

**Table 1.** Differences between CDR, HiP4, and HiP7 Processes

Feature	CDR	HiP4	HiP7
Voltage	2.5 V core 3.3 V I/O	1.8 V core 3.3 V I/O	1.6 V core 3.3 V I/O
Operating Frequency	100 MHz maximum	160 MHz maximum	275 MHz maximum
Port A Timings:			
• DRAM Access	Supported up to 100 MHz	Supported up to 100 MHz	Not supported
• SRAM Timings	Supported up to 100 MHz	Supported with added wait states	Supported with added wait states
• Synchronous Timings	Referenced to CLKOUT	CLKOUT not supported	CLKOUT not supported
• Arbitration Timings	Referenced to CLKOUT	CLKOUT not supported; asynchronous bus arbitration mode supported	CLKOUT not supported; asynchronous bus arbitration mode supported
• Address Trace Mode	Supported	Not supported	Not supported
Memory Block Size	256 x 24-bit words	1024 x 24-bit words	1024 x 24-bit words

## 2 Voltage

DSP56300 family members using the CDR2 process may have a power single power supply source operating at 3.3 V or a dual power system using a 2.5 V core supply and a 3.3 V I/O supply. All HiP4 and HiP7 devices have a split supply with 3.3 V I/O power as described in **Table 1** above.

## 3 Operating Frequency

DSP56300 family derivatives that use the CDR process technology operate at a maximum frequency of 100 MHz. HiP4 derivatives operate at up to 160 MHz. HiP7 devices operate at up to 275 MHz.

## 4 Port A Timings

Speed increases resulting from the application of new process technologies will affect all Port A timings as follows:

- *DRAM Access Support.* DRAM accesses are supported with DSP56300 family derivatives that use the CDR process technology at speeds up to 100 MHz. DRAM access is supported in HiP4 devices up to 100 MHz. DRAM access is not supported by HiP7 process devices.
- *SRAM Timings.* SRAM accesses are supported with DSP56300 family derivatives that use the CDR process technology at speeds up to 100 MHz. HiP4 and HiP7 process DSP56300 family derivatives require additional wait states for SRAM access.



The same change in block size applies to EFCOP/core contention in derivatives that contain an EFCOP. Unlike Core/DMA contention, EFCOP/core contention may result in faulty data output in the Filter Data Output Register. For example, in the DSP56307, contention occurs if the EFCOP and core attempt to access the same 256 word block. In HiP4 and HiP7 derivatives, contention occurs if the EFCOP and core attempt to access the same 1 K word block. All derivatives with an EFCOP include the Data/Coefficient Transfer Contention (FCONT) bit in the EFCOP Control Status Register that allows programmers to detect when EFCOP/core contention occurs.