


PF09

Nine-channel power management IC with advanced system safety monitoring

Rev. 1.0 — 22 January 2026

Product short data sheet



1 General description

The PF09 is a power management integrated circuit (PMIC) optimized for high performance i.MX9x based applications. It integrates multiple high-efficiency switch mode and linear voltage regulators to support base system power from a pre-regulated system rail (3.3 V to 5.0 V). It provides low quiescent current in STANDBY (STBY) and low-power Off modes. Built-in multiple time programmable configuration stores key startup configurations, drastically reducing the number of external components typically used to set the output voltage and sequence of external regulators. Regulator parameters are adjustable through high-speed I²C communication after startup, offering flexibility for different system states.

The PF09 is developed in compliance with the ISO 26262 standard, including safety features, with Fail-safe outputs and integrated self-test mechanisms, becoming part of a safety-oriented system partitioning targeting high-integrity safety levels up to ASIL D, and complying with the IEC61508 industrial safety specification targeting high safety integrity levels up to SIL 2.


2 Features and benefits

- Up to five buck regulators with internal power stage and programmable current limits
- Three low-dropout linear regulators with load switch operation
- Ultra-low power always-on LDO supply
- Two external voltage monitoring inputs
- Programmable I/O interfacing pins
- Advanced frequency management with frequency spread spectrum
- Multi-channel analog multiplexer for system voltage monitoring
- High speed I²C interface with up to 3.4 MHz operation
- Advanced thermal monitoring and thermal shutdown protection
- Functional safety architecture to target up to ASIL D automotive applications
- Functional safety architecture to target up to SIL 2 industrial applications
- Multiple-time programmable configuration (MTP)
- 56-pin QFN Package with exposed pad
- Automotive qualified by AEC-Q100 rev J up to Grade 1

3 Applications

- Automotive infotainment
- High-end consumer and industrial
- Connectivity domain controller
- Telematics

4 Simplified application diagram



Nine-channel power management IC with advanced system safety monitoring




Figure 2. Simplified application diagram i.MX93

5 Ordering information

Table 1. Ordering information

Type number ^[1]	Package		
	Name	Description	Version
PF0900	HVQFN56	HVQFN56, plastic thermal enhanced very thin quad flat pack; no leads, wettable flank, 56 terminals, 0.5 mm pitch, 8 mm x 8 mm x 0.53 mm body	SOT684-32(DD)

[1] To order parts in tape and reel, add the R2 suffix to the part number.

Table 2. Ordering options

Part number ^{[1][2]}	Target market	NXP processor	System comments	Safety grade	OTP ID
MPF0900AMDA0ES	Automotive	N/A	Not programmed	ASIL D	DA0
MPF0900AMBA0ES	Automotive	N/A	Not programmed	ASIL B	BA0
MPF0900AMMA0ES	Automotive	N/A	Not programmed	QM	MA0
MPF0900AMBA1ES	Automotive	i.MX 95	LPDDR5 memory	ASIL B	BA1
MPF0900AMBA2ES	Automotive	i.MX 95	LPDDR4X memory	ASIL B	BA2
MPF0900AMMA1ES	Automotive	i.MX 95	LPDDR5 memory	QM	MA1
MPF0900AMMA2ES	Automotive	i.MX 95	LPDDR4X memory	QM	MA2
MPF0900AMMA5ES	Automotive	i.MX 93	LPDDR4X memory	QM	MA5
MPF0900AVNA0ES	Industrial	N/A	Not programmed	QM	NA0
MPF0900AVSA0ES	Industrial	N/A	Not programmed	SIL 2	SA0
MPF0900AVNA1ES	Industrial	i.MX 95	LPDDR5 memory	QM	NA1
MPF0900AVNA2ES	Industrial	i.MX 95	LPDDR4X memory	QM	NA2
MPF0900AVNA5ES	Industrial	i.MX 93	LPDDR4X memory	QM	NA5
MPF0900AVSA1ES	Industrial	i.MX 95	LPDDR5 memory	SIL 2	SA1
MPF0900AVSA2ES	Industrial	i.MX 95	LPDDR4X memory	SIL 2	SA2
PPF0900AMBA7ES	Automotive	i.MX943 Auto	LPDDR5	ASIL B	BA7
PPF0900AMBA8ES	Automotive	i.MX943 Auto	LPDDR4	ASIL B	BA8
PPF0900AMMA7ES	Automotive	i.MX943 Auto	LPDDR5	QM	MA7
PPF0900AMMA8ES	Automotive	i.MX943 Auto	LPDDR4	QM	MA8

[1] P = Engineering sample part number (PPF09x)

[2] M = Production part number (MPF09x)

6 Internal block diagram




Figure 3. Internal block diagram

7 Pinning information

7.1 Pinning

The PF09 is offered in a 56-pin, 8 x 8 mm² body size QFN with exposed pad and wettable flanks.




Figure 4. PF09 package pinout (top view)

7.2 Pin description

Table 3. QFN56 Pin description

Pin	Pin name	Description	Min	Max	Units
1	STBY	STANDBY request	-0.3	6.0	V
2	LDO2IN	LDO2 input	-0.3	6.0	V
3	LDO2OUT	LDO2 output	-0.3	6.0	V
4	FCCU0	FCCU fault monitoring input 0	-0.3	6.0	V
5	SW3IN	SW3 Input	-0.3	6.0	V
6	SW3LXA	SW3 switching node A	-0.3	6.0	V
7	SW3LXB	SW3 switching node B	-0.3	6.0	V
8	SW2LXB	SW2 switching node B	-0.3	6.0	V
9	SW2LXA	SW2 switching node A	-0.3	6.0	V
10	SW2IN	SW2 input	-0.3	6.0	V
11	NC1	Not connected	-0.3	6.0	V

Table 3. QFN56 Pin description...continued

Pin	Pin name	Description	Min	Max	Units
12	LDO3OUT	LDO3 output	-0.3	6.0	V
13	LDO3IN	LDO3 input	-0.3	6.0	V
14	XFAILB	External fail	-0.3	6.0	V
15	AMUX	Analog multiplexer output	-0.3	6.0	V
16	VAON	Always-on output	-0.3	6.0	V
17	NC2	Not connected	-0.3	6.0	V
18	VIN	PMIC input supply	-0.3	6.0	V
19	VDDOTP	OTP supply	-0.3	10.0	V
20	SW2FB	SW2 feedback	-0.3	6.0	V
21	SW3FB	SW3 feedback	-0.3	6.0	V
22	SW5FB	SW5 feedback	-0.3	6.0	V
23	SW4FB	SW4 feedback	-0.3	6.0	V
24	DGND	Digital ground	-0.3	0.3	V
25	VDIG	Internal digital supply	-0.3	2.0	V
26	VANA	Internal analog supply	-0.3	2.0	V
27	AGND	Analog ground	-0.3	0.3	V
28	PWRON	Power on request	-0.3	6.0	V
29	VMON1	External VMON1	-0.3	6.0	V
30	VMON2	External VMON2	-0.3	6.0	V
31	SW4IN	SW4 Input	-0.3	6.0	V
32	SW4LXA	SW4 switching node A	-0.3	6.0	V
33	SW4LXB	SW4 switching node B	-0.3	6.0	V
34	SW5LXB	SW5 switching node B	-0.3	6.0	V
35	SW5LXA	SW5 switching node A	-0.3	6.0	V
36	SW5IN	SW5 input	-0.3	6.0	V
37	SW1LXB	SW1 switching node B	-0.3	6.0	V
38	SW1LXA	SW1 switching node A	-0.3	6.0	V
39	SW1INB	SW1 input B	-0.3	6.0	V
40	SW1INA	SW1 input A	-0.3	6.0	V
41	INTB	Interrupt request	-0.3	6.0	V
42	FSYNC	Clock sync input	-0.3	6.0	V
43	RSTB	MCU reset pin	-0.3	6.0	V
44	PGOOD	Power good	-0.3	6.0	V
45	GPIO1	Programmable IO1	-0.3	6.0	V
46	GPIO2	Programmable IO2	-0.3	6.0	V
47	FCCU1	XRESET/FCCU fault monitoring input 1	-0.3	6.0	V

Table 3. QFN56 Pin description...continued

Pin	Pin name	Description	Min	Max	Units
48	VDDIO	I/O supply input	-0.3	6.0	V
49	SW1FB	SW1 feedback	-0.3	6.0	V
50	SDA	I ² C data	-0.3	6.0	V
51	SCL	I ² C clock	-0.3	6.0	V
52	LDO1IN	LDO1 input	-0.3	6.0	V
53	LDO1OUT	LDO1 output	-0.3	6.0	V
54	FS0B	Fail-safe output	-0.3	6.0	V
55	GPIO3	Programmable IO3	-0.3	6.0	V
56	GPIO4	Programmable IO4	-0.3	6.0	V
57	EPAD	Exposed pad ground	-0.3	0.3	V

8 Maximum ratings

Table 4. UVDET electrical characteristics

All parameters are specified at $T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, unless otherwise noted. Typical values are characterized at $T_A = 25\text{ }^{\circ}\text{C}$, unless otherwise noted.

Symbol	Description	Min	Typ	Max	Unit
V_{UVDET_RISE}	Rising UVDET	2.8	2.85	2.9	V
V_{UVDET_FALL}	Falling UVDET	2.7	2.75	2.8	V

Table 5. VIN_OV electrical characteristics

Symbol	Description	Min	Typ	Max	Unit
V_{IN_OV}	VIN overvoltage rising	5.65	5.8	5.95	V
$V_{IN_OV_HYS}$	VIN overvoltage hysteresis	50	100	125	mV

Table 6. Electrical characteristics

All parameters are specified at $T_A = -40$ to $125\text{ }^{\circ}\text{C}$, unless otherwise noted. Typical values are characterized at $V_{IN} = 5\text{ V}$ and $T_A = 25\text{ }^{\circ}\text{C}$ unless otherwise noted.

Symbol	Description	Min	Typ	Max	Unit
PWRON					
$V_{IN_MAX_PWRON}$	Maximum input voltage	—	—	5.5	V
V_{IH_PWRON}	PWRON input high voltage • Minimum voltage to ensure a high state	1.4	—	—	V
V_{IL_PWRON}	PWRON input low voltage • Maximum voltage to ensure a low state	—	—	0.4	V
I_{HYS_PWRON}	PWRON input buffer hysteresis	60	—	—	mV
R_{PD_PWRON}	PWRON internal pulldown	—	10	25	MΩ
STBY					
$V_{IN_MAX_STBY}$	Maximum input voltage	—	—	5.5	V
V_{IH_STBY}	STBY input high voltage • Minimum voltage to ensure a high state	1.4	—	—	V
V_{IL_STBY}	STBY input low voltage • Maximum voltage to ensure a low state	—	—	0.4	V
I_{HYS_STBY}	STBY input buffer hysteresis	100	—	—	mV
FCCU1 (XRESET Mode)					
$V_{IN_MAX_XRESET}$	Maximum input voltage	—	—	5.5	V
V_{IH_XRESET}	XRESET input high voltage • Minimum voltage to ensure a high state	$0.7 \cdot V_{DDIO}$	—	—	V
V_{IL_XRESET}	XRESET input low voltage	—	—	$0.3 \cdot V_{DDIO}$	V

Nine-channel power management IC with advanced system safety monitoring

Table 6. Electrical characteristics...continued

All parameters are specified at $T_A = -40$ to $125\text{ }^{\circ}\text{C}$, unless otherwise noted. Typical values are characterized at $V_{IN} = 5\text{ V}$ and $T_A = 25\text{ }^{\circ}\text{C}$ unless otherwise noted.

Symbol	Description	Min	Typ	Max	Unit
	• Maximum voltage to ensure a low state				
I_{HYS_XRESET}	XRESET input buffer hysteresis	100	—	—	mV
R_{PD_XRESET}	XRESET internal pull-down	400	800	1300	k Ω
INTB					
V_{OL_INTB}	INTB output low voltage • Maximum voltage at 10 mA load	—	—	0.4	V
I_{OL_INTB}	INTB output low current	—	—	10	mA
t_{INTB_PULSE}	INTB test pulse	90	100	110	μs
$V_{IN_MAX_RSTB}$	Maximum input voltage	—	—	5.5	V
RSTB					
V_{IH_RSTB}	RSTB input high voltage • Minimum voltage to ensure a high state	1.4	—	—	V
V_{IL_RSTB}	RSTB input low voltage • Maximum voltage to ensure a low state	—	—	0.4	V
I_{HYS_RSTB}	RSTB input buffer hysteresis	100	—	—	mV
$V_{OH_RSTB_VDDIO}$	RSTB output high voltage • OTP_RSTB_MODE [1:0] = 01	$V_{DDIO} - 0.5$	—	—	V
$V_{OH_RSTB_VAON}$	RSTB output high voltage • OTP_RSTB_MODE [1:0] = 10	$V_{AON} - 0.5$	—	—	V
V_{OL_RSTB}	RSTB output low voltage • Maximum voltage at 10 mA load	—	—	0.4	V
I_{OL_RSTB}	RSTB output low current	—	—	10	mA
I_{OH_RSTB}	RSTB output high current • OTP_RSTB_MODE = 01 or 10	—	—	2	mA
t_{RSTB_PULSE}	RSTB pulse duration	90	100	110	μs
PGOOD					
$V_{IN_MAX_PGOOD}$	Maximum input voltage	—	—	5.5	V
V_{IH_PGOOD}	PGOOD input high voltage • Minimum voltage to ensure a high state	1.4	—	—	V
V_{IL_PGOOD}	PGOOD input low voltage • Maximum voltage to ensure a low state	—	—	0.4	V
I_{HYS_PGOOD}	PGOOD input buffer hysteresis	100	—	—	mV
V_{OL_PGOOD}	PGOOD output low voltage • Maximum voltage at 10 mA load	—	—	0.4	V
I_{OL_PGOOD}	PGOOD output low current	—	—	10	mA
GPIO1					

Nine-channel power management IC with advanced system safety monitoring

Table 6. Electrical characteristics...continued

All parameters are specified at $T_A = -40$ to $125\text{ }^{\circ}\text{C}$, unless otherwise noted. Typical values are characterized at $V_{IN} = 5\text{ V}$ and $T_A = 25\text{ }^{\circ}\text{C}$ unless otherwise noted.

Symbol	Description	Min	Typ	Max	Unit
$V_{IN_MAX_GPIO1}$	Maximum input voltage	—	—	5.5	V
V_{IH_GPIO1}	GPIO1 input high voltage • Minimum voltage to ensure a high state	1.4	—	—	V
V_{IL_GPIO1}	GPIO1 input low voltage • Maximum voltage to ensure a low state	—	—	0.4	V
I_{HYS_GPIO1}	GPIO1 input buffer hysteresis	100	—	—	mV
V_{OL_GPIO1}	GPIO1 output low voltage • Maximum voltage at 10 mA load	—	—	0.4	V
I_{OL_GPIO1}	GPIO1 output low current	—	—	10	mA
$V_{OH_GPIO1_VIN}$	GPIO1 output high voltage • OTP_GPIO1_MODE[1:0] = 01 (push-pull to VIN) • Load current = 2 mA	$V_{IN} - 0.5$	—	—	V
I_{OH_GPIO1}	GPIO1 output high current	—	—	2	mA
R_{PD_GPIO1}	GPIO1 internal pull-down • In VESELECT mode	1	2	4	MΩ
GPIO2					
$V_{IN_MAX_GPIO2}$	Maximum input voltage	—	—	5.5	V
V_{IH_GPIO2}	GPIO2 input high voltage • Minimum voltage to ensure a high state	1.4	—	—	V
V_{IL_GPIO2}	GPIO2 input low voltage • Maximum voltage to ensure a low state	—	—	0.4	V
I_{HYS_GPIO2}	GPIO2 input buffer hysteresis	100	—	—	mV
V_{OL_GPIO2}	GPIO2 output low voltage • Maximum voltage at 10 mA load	—	—	0.4	V
I_{OL_GPIO2}	GPIO2 output low current	—	—	10	mA
$V_{OH_GPIO2_VIN}$	GPIO2 output high voltage • OTP_GPIO2_MODE[1:0] = 01 (push-pull to VIN) • Load current = 2 mA	$V_{IN} - 0.5$	—	—	V
I_{OH_GPIO2}	GPIO2 output high current	—	—	2	mA
R_{PD_GPIO2}	GPIO2 internal pulldown • In LDO1EN mode	1	2	4	MΩ
GPIO3					
$V_{IN_MAX_GPIO3}$	Maximum input voltage	—	—	5.5	V
V_{IH_GPIO3}	GPIO3 input high voltage • Minimum voltage to ensure a high state	1.4	—	—	V
V_{IL_GPIO3}	GPIO3 input low voltage	—	—	0.4	V

Nine-channel power management IC with advanced system safety monitoring

Table 6. Electrical characteristics...continued

All parameters are specified at $T_A = -40$ to $125\text{ }^{\circ}\text{C}$, unless otherwise noted. Typical values are characterized at $V_{IN} = 5\text{ V}$ and $T_A = 25\text{ }^{\circ}\text{C}$ unless otherwise noted.

Symbol	Description	Min	Typ	Max	Unit
	• Maximum voltage to ensure a low state				
I_{HYS_GPIO3}	GPIO3 input buffer hysteresis	100	—	—	mV
V_{OL_GPIO3}	GPIO3 output low voltage • Maximum voltage at 10 mA load	—	—	0.4	V
I_{OL_GPIO3}	GPIO3 output low current	—	—	10	mA
$V_{OH_GPIO3_VIN}$	GPIO3 output high voltage • OTP_GPIO3_MODE[1:0] = 01 (push-pull to VIN) • Load current = 2 mA	$V_{IN} - 0.5$	—	—	V
I_{OH_GPIO3}	GPIO3 output high current	—	—	2	mA
GPIO4					
$V_{IN_MAX_GPIO4}$	Maximum input voltage	—	—	5.5	V
V_{IH_GPIO4}	GPIO4 input high voltage • Minimum voltage to ensure a high state	1.4	—	—	V
V_{IL_GPIO4}	GPIO4 input low voltage • Maximum voltage to ensure a low state	—	—	0.4	V
I_{HYS_GPIO4}	GPIO4 input buffer hysteresis	100	—	—	mV
V_{OL_GPIO4}	GPIO4 output low voltage • Maximum voltage at 10 mA load	—	—	0.4	V
I_{OL_GPIO4}	GPIO4 output low current	—	—	10	mA
$V_{OH_GPIO4_VIN}$	GPIO4 output high voltage • OTP_GPIO4_MODE[1:0] = 01 (push-pull to VIN) • Load current = 2 mA	$V_{IN} - 0.5$	—	—	V
FS0B					
$V_{IN_MAX_FS0B}$	Maximum input voltage	—	—	5.5	V
V_{IH_FS0B}	FS0B input high voltage • Minimum voltage to ensure a high state	1.4	—	—	V
V_{IL_FS0B}	FS0B input low voltage • Maximum voltage to ensure a low state	—	—	0.4	V
I_{HYS_FS0B}	FS0B input buffer hysteresis	100	—	—	mV
V_{OL_FS0B}	FS0B output low voltage • Maximum voltage at 10 mA load	—	—	0.4	V
I_{OL_FS0B}	FS0B output low current	—	—	10	mA
XFAILB					
$V_{IN_MAX_XFAILB}$	Maximum input voltage	—	—	5.5	V
V_{IH_XFAILB}	XFAILB input high voltage • Minimum voltage to ensure a high state	1.4	—	—	V

Table 6. Electrical characteristics...continued

All parameters are specified at $T_A = -40$ to $125\text{ }^{\circ}\text{C}$, unless otherwise noted. Typical values are characterized at $V_{IN} = 5\text{ V}$ and $T_A = 25\text{ }^{\circ}\text{C}$ unless otherwise noted.

Symbol	Description	Min	Typ	Max	Unit
V_{IL_XFAILB}	XFAILB input low voltage • Maximum voltage to ensure a low state	—	—	0.4	V
I_{HYS_XFAILB}	XFAILB input buffer hysteresis	100	—	—	mV
V_{OL_XFAILB}	XFAILB output low voltage • Maximum voltage at 10 mA load	—	—	0.4	V
I_{OL_XFAILB}	XFAILB output low current	—	—	10	mA
R_{XPU_XFAILB}	XFAILB external pullup • Pullup to VANA	—	10	—	k Ω
C_{XFAILB}	XFAIL recommended decoupling EMC capacitance	—	100	—	nF
I²C interface					
V_{OL_SDA}	SDA output low voltage • Maximum voltage at 20 mA load	—	—	0.4	V
V_{IH_SDA}	SDA input high voltage • Minimum voltage to ensure a high state	$0.7 \cdot V_{DDIO}$	—	—	V
V_{IL_SDA}	SDA input low voltage • Maximum voltage to ensure a low state	—	—	$0.3 \cdot V_{DDIO}$	V
V_{IH_SCL}	SCL input high voltage • Minimum voltage to ensure a high state	$0.7 \cdot V_{DDIO}$	—	—	V
V_{IL_SCL}	SCL input low voltage • Maximum voltage to ensure a low state	—	—	$0.3 \cdot V_{DDIO}$	V
F_{I2C_FMP}	I ² C operating frequency • Fast-mode plus	—	—	1	MHz
F_{I2C_HS}	I ² C operating frequency • High speed	—	—	3.4	MHz
$R_{XPU_SCL_FMP}$	SCL external pullup Fast mode plus • Pullup to VDDIO • I ² C Fast mode	—	2.2	—	k Ω
$R_{XPU_SDA_FMP}$	SDA external pullup Fast mode plus • Pullup to VDDIO • I ² C Fast mode	—	2.2	—	k Ω
$R_{XPU_SCL_HS}$	SCL external pullup high speed • Pullup to VDDIO • I ² C high speed	—	0.8	—	k Ω
$R_{XPU_SDA_HS}$	SDA external pullup high speed • Pullup to VDDIO • I ² C high speed	—	0.8	—	k Ω

9 Electrostatic discharge (ESD) requirements

Table 7. Electrostatic discharge (ESD) ratings

Symbol	Description	Min	Typ	Max	Unit
V _{ESDHBM}	Human body model	—	—	2000	V
V _{ESDCDM}	Charge device model • QFN package - all pins	—	—	500	V
I _{LATCHUP}	Latch-up current	—	—	100	mA

All ESD specifications will be compliant with the AEC-Q100 specification.

10 Thermal characteristics

Table 8. Thermal characteristics

All parameters are specified up to a junction temperature of 150 °C. All parameters are tested at T_A from -40 °C to 105 °C, to allow headroom for self-heating during operation. If higher T_A operation is required, proper thermal and loading consideration must be made to ensure device operation below the maximum $T_J = 150$ °C.

Symbol	Description	Min	Typ	Max	Unit
T_A	Ambient operating temperature	-40	—	125	°C
T_J	Junction temperature	-40	—	150	°C
T_{ST}	Storage temperature range	-55	—	150	°C
T_{PPRT}	Peak package reflow temperature	—	—	260	°C

Table 9. QFN56 thermal resistance package dissipation ratings

Symbol	Description	Min	Typ	Max	Unit
$R_{\theta JA}$	Junction to Ambient Thermal Resistance ^[1] JESD51-7, 2s2p	—	—	24.4	°C/W
Ψ_{JT}	Junction-to-Top of Package Thermal Characterization Parameter ^[1] Eight-layer board (4S4P)	—	—	0.2	°C/W
$R_{\theta JC}$	Junction to Case Thermal Resistance ^[2] JESD51-7, 1s	—	—	1.0	°C/W

[1] Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

[2] Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

11 Revision history

Table 10. Revision history

Document ID	Release date	Description
PF09_SDS v.1.0	22 January 2026	Initial public release

Legal information

Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <https://www.nxp.com>.

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Nine-channel power management IC with advanced system safety monitoring

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety) —

This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Suitability for use in industrial applications (functional safety) —

This NXP product has been qualified for use in industrial applications. It has been developed in accordance with IEC 61508, and has been SIL-classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Ordering information	6	Tab. 7.	Electrostatic discharge (ESD) ratings	16
Tab. 2.	Ordering options	6	Tab. 8.	Thermal characteristics	17
Tab. 3.	QFN56 Pin description	8	Tab. 9.	QFN56 thermal resistance package dissipation ratings	17
Tab. 4.	UVDET electrical characteristics	11	Tab. 10.	Revision history	18
Tab. 5.	VIN_OV electrical characteristics	11			
Tab. 6.	Electrical characteristics	11			

Figures

Fig. 1.	Simplified application diagram i.MX95	4	Fig. 3.	Internal block diagram	7
Fig. 2.	Simplified application diagram i.MX93	5	Fig. 4.	PF09 package pinout (top view)	8

Contents

1 General description 1

2 Features and benefits 2

3 Applications 3

4 Simplified application diagram4

5 Ordering information6

6 Internal block diagram 7

7 Pinning information8

7.1 Pinning 8

7.2 Pin description 8

8 Maximum ratings 11

9 Electrostatic discharge (ESD) requirements 16

10 Thermal characteristics 17

11 Revision history18

Legal information19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.