



PREFACE

**Section 1
OVERVIEW**

1.1	RCPU Overview	1-1
1.1.1	RCPU Features	1-2
1.1.2	RCPU Block Diagram	1-3
1.1.3	Instruction Sequencer	1-5
1.1.4	Independent Execution Units	1-6
1.1.4.1	Branch Processing Unit (BPU)	1-7
1.1.4.2	Integer Unit (IU)	1-7
1.1.4.3	Floating-Point Unit (FPU)	1-8
1.1.4.4	Load/Store Unit (LSU)	1-8
1.1.5	Instruction Cache	1-9
1.1.6	Instruction Pipeline	1-9
1.1.7	Development Support	1-10
1.2	Levels of the PowerPC Architecture	1-11
1.3	The RCPU as a PowerPC Implementation	1-11
1.3.1	PowerPC Registers and Programming Model	1-11
1.3.1.1	General-Purpose Registers (GPRs)	1-12
1.3.1.2	Floating-Point Registers (FPRs)	1-12
1.3.1.3	Condition Register (CR)	1-12
1.3.1.4	Floating-Point Status and Control Register (FPSCR)	1-12
1.3.1.5	Machine State Register (MSR)	1-12
1.3.1.6	Special-Purpose Registers (SPRs)	1-12
1.3.1.7	User-Level SPRs	1-12
1.3.1.8	Supervisor-Level SPRs	1-13
1.3.2	Instruction Set and Addressing Modes	1-13
1.3.2.1	PowerPC Instruction Set	1-14
1.3.2.2	PowerPC Addressing Modes	1-15
1.3.2.3	RCPU Instruction Set	1-15
1.3.3	PowerPC Exception Model	1-16

**Section 2
REGISTERS**

2.1	Programming Models	2-1
2.2	PowerPC UISA Register Set	2-3
2.2.1	General Purpose Registers (GPRs)	2-3
2.2.2	Floating-Point Registers (FPRs)	2-3
2.2.3	Floating-Point Status and Control Register (FPSCR)	2-4
2.2.4	Condition Register (CR)	2-8



2.2.4.1	Condition Register CR0 Field Definition	2-9
2.2.4.2	Condition Register CR1 Field Definition	2-9
2.2.4.3	Condition Register CR n Field — Compare Instruction	2-10
2.2.5	Integer Exception Register (XER)	2-10
2.2.6	Link Register (LR)	2-11
2.2.7	Count Register (CTR)	2-12
2.3	PowerPC VEA Register Set — Time Base	2-12
2.4	PowerPC OEA Register Set	2-13
2.4.1	Machine State Register (MSR)	2-13
2.4.2	DAE/Source Instruction Service Register (DSISR)	2-16
2.4.3	Data Address Register (DAR)	2-16
2.4.4	Time Base Facility (TB) — OEA	2-16
2.4.5	Decrementer Register (DEC)	2-17
2.4.6	Machine Status Save/Restore Register 0 (SRR0)	2-18
2.4.7	Machine Status Save/Restore Register 1 (SRR1)	2-19
2.4.8	General SPRs (SPRG0–SPRG3)	2-19
2.4.9	Processor Version Register (PVR)	2-20
2.4.10	Implementation-Specific SPRs	2-20
2.4.10.1	EIE, EID, and NRI Special-Purpose Registers	2-20
2.4.10.2	Instruction-Cache Control Registers	2-21
2.4.10.3	Development Support Registers	2-21
2.4.10.4	Floating-Point Exception Cause Register (FPECR)	2-22

Section 3 OPERAND CONVENTIONS

3.1	Data Alignment and Memory Organization	3-1
3.2	Byte Ordering	3-2
3.2.1	Structure Mapping Examples	3-3
3.2.1.1	Big-Endian Mapping	3-3
3.2.1.2	Little-Endian Mapping	3-4
3.2.2	Data Memory in Little-Endian Mode	3-4
3.2.2.1	Aligned Scalars	3-4
3.2.2.2	Misaligned Scalars	3-6
3.2.2.3	String Operations	3-7
3.2.2.4	Load and Store Multiple Instructions	3-8
3.2.3	Instruction Memory Addressing in Little-Endian Mode	3-8
3.2.4	Input/Output in Little-Endian Mode	3-10
3.3	Floating-Point Data	3-10
3.3.1	Floating-Point Data Format	3-10
3.3.2	Value Representation	3-12
3.3.3	Normalized Numbers (\pm NORM)	3-13
3.3.4	Zero Values (\pm 0)	3-14
3.3.5	Denormalized Numbers (\pm DENORM)	3-14



3.3.6	Infinites ($\pm\infty$)	3-15
3.3.7	Not a Numbers (NaNs)	3-15
3.3.8	Sign of Result	3-16
3.3.9	Normalization and Denormalization	3-17
3.3.10	Data Handling and Precision	3-17
3.3.11	Rounding	3-19
3.4	Floating-Point Execution Models	3-21
3.4.1	Execution Model for IEEE Operations	3-22
3.4.2	Execution Model for Multiply-Add Type Instructions	3-24
3.4.3	Non-IEEE Operation	3-25
3.4.4	Working Without the Software Envelope	3-26

Section 4

ADDRESSING MODES AND INSTRUCTION SET SUMMARY

4.1	Memory Addressing	4-1
4.1.1	Memory Operands	4-2
4.1.2	Addressing Modes and Effective Address Calculation	4-2
4.2	Classes of Instructions	4-3
4.2.1	Definition of Boundedly Undefined	4-3
4.2.2	Defined Instruction Class	4-3
4.2.3	Illegal Instruction Class	4-4
4.2.4	Reserved Instruction Class	4-4
4.3	Integer Instructions	4-4
4.3.1	Integer Arithmetic Instructions	4-5
4.3.2	Integer Compare Instructions	4-11
4.3.3	Integer Logical Instructions	4-12
4.3.4	Integer Rotate and Shift Instructions	4-14
4.3.4.1	Integer Rotate Instructions	4-16
4.3.4.2	Integer Shift Instructions	4-17
4.4	Floating-Point Instructions	4-19
4.4.1	Floating-Point Arithmetic Instructions	4-19
4.4.2	Floating-Point Multiply-Add Instructions	4-22
4.4.3	Floating-Point Rounding and Conversion Instructions	4-25
4.4.4	Floating-Point Compare Instructions	4-27
4.4.5	Floating-Point Status and Control Register Instructions	4-28
4.5	Load and Store Instructions	4-30
4.5.1	Integer Load and Store Address Generation	4-30
4.5.1.1	Register Indirect with Immediate Index Addressing	4-30
4.5.1.2	Register Indirect with Index Addressing	4-31
4.5.1.3	Register Indirect Addressing	4-32
4.5.2	Integer Load Instructions	4-33
4.5.3	Integer Store Instructions	4-36
4.5.4	Integer Load and Store with Byte Reversal Instructions	4-37

Paragraph Number

Page Number



4.5.5 Integer Load and Store Multiple Instructions	4-38
4.5.6 Integer Move String Instructions	4-39
4.5.7 Floating-Point Load and Store Address Generation	4-41
4.5.7.1 Register Indirect with Immediate Index Addressing	4-41
4.5.7.2 Register Indirect with Index Addressing	4-41
4.5.8 Floating-Point Load Instructions	4-42
4.5.8.1 Double-Precision Conversion for Floating-Point Load Instructions	4-43
4.5.8.2 Floating-Point Load Single Operands	4-44
4.5.9 Floating-Point Store Instructions	4-44
4.5.9.1 Double-Precision Conversion for Floating-Point Store Instructions	4-46
4.5.9.2 Floating-Point Store-Single Operands	4-47
4.5.10 Floating-Point Move Instructions	4-47
4.6 Flow Control Instructions	4-48
4.6.1 Branch Instruction Address Calculation	4-49
4.6.1.1 Branch Relative Address Mode	4-49
4.6.1.2 Branch Conditional Relative Address Mode	4-50
4.6.1.3 Branch to Absolute Address Mode	4-51
4.6.1.4 Branch Conditional to Absolute Address Mode	4-52
4.6.1.5 Branch Conditional to Link Register Address Mode	4-52
4.6.1.6 Branch Conditional to Count Register	4-53
4.6.2 Conditional Branch Control	4-54
4.6.2.1 BO Operand and Branch Prediction	4-54
4.6.2.2 BI Operand	4-56
4.6.2.3 Simplified Mnemonics for Conditional Branches	4-56
4.6.3 Branch Instructions	4-56
4.6.4 Condition Register Logical Instructions	4-57
4.6.5 System Linkage Instructions	4-58
4.6.6 Simplified Mnemonics for Branch and Flow Control Instructions	4-59
4.6.7 Trap Instructions	4-59
4.7 Processor Control Instructions	4-60
4.7.1 Move to/from Machine State Register and Condition Register Instructions	4-60
4.7.2 Move to/from Special Purpose Register Instructions	4-61
4.7.3 Move from Time Base Instruction	4-64
4.8 Memory Synchronization Instructions	4-65
4.9 Memory Control Instructions	4-68
4.10 Recommended Simplified Mnemonics	4-68

Section 5 INSTRUCTION CACHE

5.1 Instruction Cache Organization	5-1
5.2 Programming Model	5-3
5.2.1 I-Cache Control and Status Register (ICCST)	5-3
5.2.2 I-Cache Address Register (ICADR)	5-5



5.2.3 I-Cache Data Register (ICDAT)	5-5
5.3 Instruction Cache Operation	5-5
5.3.1 Cache Hit	5-6
5.3.2 Cache Miss	5-6
5.3.3 Instruction Fetch on a Predicted Path	5-6
5.4 Cache Commands	5-7
5.4.1 Instruction Cache Block Invalidate	5-7
5.4.2 Invalidate All	5-8
5.4.3 Load and Lock	5-8
5.4.4 Unlock Line	5-9
5.4.5 Unlock All	5-9
5.4.6 Cache Enable	5-9
5.4.7 Cache Disable	5-9
5.4.8 Cache Inhibit	5-9
5.4.9 Cache Read	5-10
5.5 I-Cache and On-Chip Memories with Zero Wait States	5-11
5.6 Cache Coherency	5-11
5.7 Updating Code and Attributes of Memory Regions	5-11
5.8 Reset Sequence	5-11
5.9 Debugging Support	5-12
5.9.1 Running a Debug Routine from the I-Cache	5-12
5.9.2 Instruction Fetch from the Development Port	5-12

Section 6 EXCEPTIONS

6.1 Exception Classes	6-2
6.1.1 Ordered and Unordered Exceptions	6-2
6.1.2 Synchronous, Precise Exceptions	6-2
6.1.3 Asynchronous Exceptions	6-4
6.1.3.1 Asynchronous, Maskable Exceptions	6-5
6.1.3.2 Asynchronous, Non-Maskable Exceptions	6-5
6.2 Exception Vector Table	6-5
6.3 Precise Exception Model Implementation	6-7
6.4 Implementation of Asynchronous Exceptions	6-8
6.5 Recovery from Exceptions	6-9
6.5.1 Recovery from Ordered Exceptions	6-9
6.5.2 Recovery from Unordered Exceptions	6-9
6.5.3 Commands to Alter MSR[EE] and MSR[RI]	6-10
6.6 Exception Order and Priority	6-10
6.7 Ordering of Synchronous, Precise Exceptions	6-12
6.8 Exception Processing	6-13
6.8.1 Enabling and Disabling Exceptions	6-16
6.8.2 Steps for Exception Processing	6-16

Paragraph Number

Page Number



6.8.3	DAR, DSISR, and BAR Operation	6-17
6.8.4	Returning from Supervisor Mode	6-18
6.9	Process Switching	6-18
6.10	Exception Timing	6-18
6.11	Exception Definitions	6-20
6.11.1	Reset Exception (0x0100)	6-20
6.11.2	Machine Check Exception (0x00200)	6-21
6.11.2.1	Machine Check Exception Enabled	6-21
6.11.2.2	Checkstop State	6-22
6.11.2.3	Machine-Check Exceptions and Debug Mode	6-22
6.11.3	External Interrupt (0x00500)	6-22
6.11.4	Alignment Exception (0x00600)	6-23
6.11.4.1	Interpretation of the DSISR as Set by an Alignment Exception	6-24
6.11.5	Program Exception (0x00700)	6-26
6.11.6	Floating-Point Unavailable Exception (0x00800)	6-28
6.11.7	Decrementer Exception (0x00900)	6-29
6.11.8	System Call Exception (0x00C00)	6-29
6.11.9	Trace Exception (0x00D00)	6-30
6.11.10	Floating-Point Assist Exception (0x00E00)	6-31
6.11.10.1	Floating-Point Software Envelope	6-31
6.11.10.2	Floating-Point Assist for Denormalized Operands	6-32
6.11.10.3	Synchronized Ignore Exceptions (SIE) Mode	6-34
6.11.10.4	Floating-Point Exception Cause Register	6-34
6.11.10.5	Floating-Point Enabled Exceptions	6-36
6.11.10.6	Invalid Operation Exception Conditions	6-42
6.11.10.7	Zero Divide Exception Condition	6-43
6.11.10.8	Overflow Exception Condition	6-44
6.11.10.9	Underflow Exception Condition	6-44
6.11.10.10	Inexact Exception Condition	6-45
6.11.11	Software Emulation Exception (0x01000)	6-46
6.11.12	Data Breakpoint Exception (0x01C00)	6-47
6.11.13	Instruction Breakpoint Exception (0x01D00)	6-48
6.11.14	Maskable External Breakpoint Exception (0x01E00)	6-49
6.11.15	Non-Maskable External Breakpoint Exception (0x01F00)	6-49

Section 7 INSTRUCTION TIMING

7.1	Instruction Flow	7-1
7.1.1	Instruction Sequencer Data Path	7-2
7.1.2	Instruction Issue	7-3
7.1.3	Basic Instruction Pipeline	7-3
7.2	Execution Unit Timing Details	7-5
7.2.1	Integer Unit (IU)	7-5

Paragraph Number

Page Number



7.2.1.1	Update of the XER During Divide Instructions	7-6
7.2.2	Floating Point Unit (FPU)	7-6
7.2.3	Load/Store Unit (LSU)	7-6
7.2.3.1	Load/Store Instruction Issue	7-7
7.2.3.2	Load/Store Synchronizing Instructions	7-7
7.2.3.3	Load/Store Instruction Timing Summary	7-7
7.2.3.4	Bus Cycles for String Instructions	7-8
7.2.3.5	Stalls During Floating-Point Store Instructions	7-8
7.2.4	Branch Processing Unit (BPU)	7-9
7.3	Serialization	7-9
7.3.1	Execution Serialization	7-9
7.3.2	Fetch Serialization	7-10
7.4	Context Synchronization	7-10
7.5	Implementation of Special-Purpose Registers	7-10
7.6	Instruction Execution Timing	7-11
7.7	Instruction Execution Timing Examples	7-16
7.7.1	Load from Internal Memory Example	7-16
7.7.2	Write-Back Arbitration Examples	7-17
7.7.3	Load with Private Write-Back Bus	7-18
7.7.4	Fastest External Load Example	7-19
7.7.5	History Buffer Full Example	7-20
7.7.6	Store and Floating-Point Example	7-21
7.7.7	Branch Folding Example	7-22
7.7.8	Branch Prediction Example	7-23

Section 8 DEVELOPMENT SUPPORT

8.1	Program Flow Tracking	8-1
8.1.1	Indirect Change-of-Flow Cycles	8-2
8.1.1.1	Marking the Indirect Change-of-Flow Attribute	8-3
8.1.1.2	Sequential Instructions with the Indirect Change-of-Flow Attribute	8-3
8.1.2	Instruction Fetch Show Cycle Control	8-4
8.1.3	Program Flow-Tracking Pins	8-5
8.1.3.1	Instruction Queue Status Pins	8-5
8.1.3.2	History Buffer Flush Status Pins	8-6
8.1.3.3	Flow-Tracking Status Pins in Debug Mode	8-6
8.1.3.4	Cycle Type, Write/Read, and Address Type Pins	8-7
8.1.4	External Hardware During Program Trace	8-8
8.1.4.1	Back Trace	8-8
8.1.4.2	Window Trace	8-8
8.1.4.3	Synchronizing the Trace Window to Internal CPU Events	8-8
8.1.4.4	Detecting the Trace Window Starting Address	8-10
8.1.4.5	Detecting the Assertion or Negation of VSYNC	8-10



8.1.4.6	Detecting the Trace Window Ending Address	8-10
8.1.5	Compress	8-11
8.2	Watchpoint and Breakpoint Support	8-11
8.2.1	Watchpoints	8-12
8.2.1.1	Restrictions on Watchpoint Detection.	8-13
8.2.1.2	Byte and Half-Word Working Modes	8-14
8.2.1.3	Generating Six Compare Types.	8-15
8.2.1.4	I-Bus Support Detailed Description	8-16
8.2.1.5	L-Bus Support Detailed Description	8-17
8.2.1.6	Treating Floating-Point Numbers	8-19
8.2.2	Internal Breakpoints	8-20
8.2.2.1	Breakpoint Counters.	8-20
8.2.2.2	Trap-Enable Programming	8-20
8.2.2.3	Ignore First Match.	8-21
8.2.3	External Breakpoints	8-21
8.2.4	Breakpoint Masking	8-21
8.3	Development Port	8-22
8.3.1	Development Port Signals	8-23
8.3.1.1	Development Serial Clock	8-23
8.3.1.2	Development Serial Data In	8-24
8.3.1.3	Development Serial Data Out.	8-25
8.3.2	Development Port Registers.	8-25
8.3.2.1	Development Port Shift Register	8-26
8.3.2.2	Trap Enable Control Register	8-26
8.3.3	Development Port Clock Mode Selection.	8-26
8.3.4	Development Port Transmissions.	8-31
8.3.5	Trap-Enable Input Transmissions.	8-32
8.3.6	CPU Input Transmissions.	8-32
8.3.7	Serial Data Out of Development Port — Non-Debug Mode	8-33
8.3.8	Serial Data Out of Development Port — Debug Mode	8-33
8.3.8.1	Valid Data Output.	8-34
8.3.8.2	Sequencing Error Output	8-34
8.3.8.3	CPU Exception Output	8-35
8.3.8.4	Null Output	8-35
8.3.9	Use of the Ready Bit.	8-35
8.4	Debug Mode Functions	8-36
8.4.1	Enabling Debug Mode	8-36
8.4.2	Entering Debug Mode.	8-37
8.4.3	Debug Mode Operation	8-38
8.4.4	Freeze Function	8-39
8.4.5	Exiting Debug Mode	8-39
8.4.6	Checkstop State and Debug Mode.	8-39
8.5	Development Port Transmission Sequence	8-40

**Paragraph
Number**

**Page
Number**



8.5.1	Port Usage in Debug Mode	8-40
8.5.2	Debug Mode Sequence Diagram	8-42
8.5.3	Port Usage in Normal (Non-Debug) Mode	8-43
8.6	Examples of Debug Mode Sequences	8-44
8.6.1	Prologue Instruction Sequence	8-44
8.6.2	Epilogue Instruction Sequence	8-44
8.6.3	Peek Instruction Sequence	8-45
8.6.4	Poke Instruction Sequence	8-45
8.7	Software Monitor Support	8-46
8.8	Development Support Registers	8-47
8.8.1	Register Protection	8-48
8.8.2	Comparator A–D Value Registers (CMPA–CMPD)	8-50
8.8.3	Comparator E–F Value Registers	8-50
8.8.4	Comparator G–H Value Registers (CMPG–CMPH)	8-51
8.8.5	I-Bus Support Control Register	8-51
8.8.6	L-Bus Support Control Register 1	8-53
8.8.7	L-Bus Support Control Register 2	8-55
8.8.8	Breakpoint Counter A Value and Control Register	8-57
8.8.9	Breakpoint Counter B Value and Control Register	8-58
8.8.10	Exception Cause Register (ECR)	8-58
8.8.11	Debug Enable Register (DER)	8-60

**Section 9
INSTRUCTION SET**

9.1	Instruction Formats	9-1
9.1.1	Split Field Notation	9-1
9.1.2	Instruction Fields	9-1
9.1.3	Notation and Conventions	9-3
9.2	RCPU Instruction Set	9-6

**Appendix A
INSTRUCTION SET LISTINGS**

**Appendix B
MULTIPLE-PRECISION SHIFTS**

**Appendix C
FLOATING-POINT MODELS AND CONVERSIONS**

C.1	Conversion from Floating-Point Number to Signed Fixed-Point Integer Word	C-1
C.2	Conversion from Floating-Point Number to Unsigned Fixed-Point Integer Word	C-1
C.3	Floating-Point Models	C-1
C.3.1	Floating-Point Round to Single-Precision Model	C-1
C.3.2	Floating-Point Convert to Integer Model	C-5
C.4	Floating-Point Convert from Integer Model	C-8



Appendix D

SYNCHRONIZATION PROGRAMMING EXAMPLES

D.1 General Information	D-1
D.2 Synchronization Primitives	D-2
D.2.1 Fetch and No-Op	D-2
D.2.2 Fetch and Store	D-2
D.3 Fetch and Add	D-2
D.3.1 Fetch and AND	D-3
D.3.2 Test and Set	D-3
D.4 Compare and Swap	D-3
D.5 List Insertion	D-4

Appendix E

SIMPLIFIED MNEMONICS

E.1 Symbols	E-1
E.2 Simplified Mnemonics for Subtract Instructions	E-2
E.2.1 Subtract Immediate	E-2
E.2.2 Subtract	E-2
E.3 Simplified Mnemonics for Compare Instructions	E-2
E.4 Simplified Mnemonics for Rotate and Shift Instructions	E-3
E.5 Simplified Mnemonics for Branch Instructions	E-4
E.5.1 BO and BI Fields	E-5
E.5.2 Basic Branch Mnemonics	E-5
E.5.3 Branch Mnemonics Incorporating Conditions	E-9
E.5.4 Branch Prediction	E-10
E.6 Simplified Mnemonics for Condition Register Logical Instructions	E-11
E.7 Simplified Mnemonics for Trap Instructions	E-12
E.8 Simplified Mnemonics for Special-Purpose Registers	E-15
E.9 Recommended Simplified Mnemonics	E-16
E.9.1 No-Op	E-16
E.9.2 Load Immediate	E-16
E.9.3 Load Address	E-16
E.9.4 Move Register	E-17
E.9.5 Complement Register	E-17
E.9.6 Move to Condition Register	E-17

GLOSSARY OF TERMS AND ABBREVIATIONS

SUMMARY OF CHANGES

INDEX

Online publishing by **JABIS™**, <http://www.jabis.com>