

LIST OF TABLES



Table	Title	Page
1-1	RCPU Execution Units.....	1-7
2-1	FPSCR Bit Categories.....	2-5
2-2	FPSCR Bit Settings	2-5
2-3	Floating-Point Result Flags in FPSCR.....	2-8
2-4	Bit Settings for CR0 Field of CR	2-9
2-5	Bit Settings for CR1 Field of CR	2-9
2-6	CR n Field Bit Settings for Compare Instructions	2-10
2-7	Integer Exception Register Bit Definitions	2-11
2-8	Time Base Field Definitions	2-13
2-9	Machine State Register Bit Settings	2-15
2-10	Floating-Point Exception Mode Bits.....	2-16
2-11	Time Base Field Definitions	2-17
2-12	Uses of SPRG0–SPRG3	2-20
2-13	Processor Version Register Bit Settings.....	2-20
2-14	EIE, EID, AND NRI Registers	2-21
2-15	Instruction Cache Control Registers	2-21
2-16	Development Support Registers.....	2-22
3-1	Memory Operands	3-1
3-2	EA Modifications	3-5
3-3	Load/Store String Instructions	3-7
3-4	Load/Store Multiple Instructions	3-8
3-5	IEEE Floating-Point Fields.....	3-11
3-6	Recognized Floating-Point Numbers	3-13
3-7	FPSCR Bit Settings — RN Field.....	3-20
3-8	Interpretation of G, R, and X Bits.....	3-23
3-9	Location of the Guard, Round and Sticky Bits	3-23
4-1	Integer Arithmetic Instructions	4-6
4-2	Integer Compare Instructions	4-12
4-3	Integer Logical Instructions.....	4-13
4-4	Rotate and Shift Operations	4-15
4-5	Integer Rotate Instructions.....	4-16
4-6	Integer Shift Instructions	4-18
4-7	Floating-Point Arithmetic Instructions	4-19
4-8	Floating-Point Multiply-Add Instructions	4-22
4-9	Floating-Point Rounding and Conversion Instructions.....	4-26
4-10	CR Bit Settings	4-27
4-11	Floating-Point Compare Instructions	4-28
4-12	Floating-Point Status and Control Register Instructions.....	4-29



Table	Title	Page
4-13	Integer Load Instructions	4-34
4-14	Integer Store Instructions.....	4-37
4-15	Integer Load and Store with Byte Reversal Instructions.....	4-38
4-16	Integer Load and Store Multiple Instructions	4-39
4-17	Integer Move String Instructions.....	4-40
4-18	Floating-Point Load Instructions	4-42
4-19	Floating-Point Store Instructions.....	4-45
4-20	Floating-Point Move Instructions	4-48
4-21	BO Operand Encodings.....	4-55
4-22	Branch Instructions	4-56
4-23	Condition Register Logical Instructions	4-58
4-24	System Linkage Instructions.....	4-59
4-25	Trap Instructions	4-60
4-26	TO Operand Bit Encoding.....	4-60
4-27	Move to/from Machine State Register/Condition Register Instructions	4-61
4-28	Move to/from Special Purpose Register Instructions.....	4-62
4-29	User-Level SPR Encodings	4-62
4-30	Supervisor-Level SPR Encodings.....	4-63
4-31	Development Support SPR Encodings.....	4-64
4-32	Move from Time Base Instruction	4-65
4-33	User-Level TBR Encodings	4-65
4-34	Memory Synchronization Instructions.....	4-67
4-35	Instruction Cache Management Instruction	4-68
5-1	Instruction Cache Programming Model	5-3
5-2	ICGST Bit Settings.....	5-4
5-3	ICADR Bit Settings	5-5
5-4	ICDAT Bit Settings.....	5-5
5-5	ICADR Bits Function for the Cache Read Command	5-10
5-6	ICDAT Layout During a Tag Read.....	5-11
6-1	RCPU Exception Classes	6-2
6-2	Handling of Precise Exceptions.....	6-4
6-3	Exception Vectors and Conditions.....	6-6
6-4	Manipulating EE and RI Bits.....	6-10
6-5	Exception Priorities	6-11
6-6	Detection Order of Synchronous Exceptions.....	6-13
6-7	Machine State Register Bit Settings	6-15
6-8	Floating-Point Exception Mode Bits.....	6-16
6-9	MSR Setting Due to Exception	6-17
6-10	DAR, BAR, and DSISR Values in Exception Processing	6-18



Table	Title	Page
6-11	Exception Latency	6-19
6-12	Settings Caused by Reset.....	6-20
6-13	Machine Check Exception Processor Actions	6-21
6-14	Register Settings Following a Machine Check Exception.....	6-22
6-15	Register Settings Following External Interrupt.....	6-23
6-16	Register Settings for Alignment Exception.....	6-24
6-17	DSISR[15:21] Settings.....	6-25
6-18	Register Settings Following Program Exception.....	6-28
6-19	Register Settings Following a Floating-Point Unavailable Exception.....	6-28
6-20	Register Settings Following a Decrementer Exception.....	6-29
6-21	Register Settings Following a System Call Exception	6-30
6-22	Register Settings Following a Trace Exception.....	6-30
6-23	Register Settings Following a Floating-Point Assist Exception.....	6-31
6-24	Software/Hardware Partitioning in Operands Treatment.....	6-33
6-25	FPECR Bit Settings	6-35
6-26	FPSCR Bit Settings	6-36
6-27	Floating-Point Result Flags in FPSCR.....	6-38
6-28	Floating-Point Exception Mode Bits.....	6-41
6-29	Register Settings Following a Software Emulation Exception.....	6-47
6-30	Register Settings Following Data Breakpoint Exception	6-48
6-31	Register Settings Following an Instruction Breakpoint Exception.....	6-48
6-32	Register Settings Following a Maskable External Breakpoint Exception.....	6-49
6-33	Register Settings Following a Non-Maskable External Breakpoint Exception	6-50
7-1	Load/Store Instructions Timing.....	7-8
7-2	Encodings of External-to-the-Processor SPRs.....	7-11
7-3	Instruction Execution Timing.....	7-12
7-4	Control Registers and Serialized Access.....	7-15
8-1	Program Trace Cycle Attribute Encodings.....	8-3
8-2	Fetch Show Cycles Control	8-4
8-3	VF Pins Instruction Encodings.....	8-5
8-4	VF Pins Queue Flush Encodings.....	8-6
8-5	VFLS Pin Encodings.....	8-6
8-6	Cycle Type Encodings.....	8-7
8-7	Detecting the Trace Buffer Starting Point	8-10
8-8	I-bus Watchpoint Programming Options.....	8-17
8-9	L-Bus Data Events.....	8-19
8-10	L-Bus Watchpoints Programming Options.....	8-19



Table	Title	Page
8-11	Trap Enable Data Shifted Into Development Port Shift Register	8-32
8-12	Breakpoint Data Shifted Into Development Port Shift Register	8-32
8-13	CPU Instructions/Data Shifted into Shift Register.....	8-32
8-14	Status Shifted Out of Shift Register — Non-Debug Mode.....	8-33
8-15	Status/Data Shifted Out of Shift Register	8-34
8-16	Sequencing Error Activity	8-35
8-17	Checkstop State and Debug Mode.....	8-40
8-18	Debug Mode Development Port Usage	8-41
8-19	Non-Debug Mode Development Port Usage	8-44
8-20	Prologue Events	8-44
8-21	Epilogue Events.....	8-45
8-22	Peek Instruction Sequence.....	8-45
8-23	Poke Instruction Sequence.....	8-46
8-24	Development Support Programming Model.....	8-48
8-25	Development Support Registers Read Access Protection	8-49
8-26	Development Support Registers Write Access Protection.....	8-49
8-27	CMPE-CMPD Bit Settings	8-50
8-28	CMPE-CMPF Bit Settings.....	8-50
8-29	CMPG-CMPH Bit Settings	8-51
8-30	ICTRL Bit Settings	8-52
8-31	LCTRL1 Bit Settings	8-54
8-32	LCTRL2 Bit Settings	8-55
8-33	Breakpoint Counter A Value and Control Register (COUNTA).....	8-57
8-34	Breakpoint Counter B Value and Control Register (COUNTB).....	8-58
8-35	ECR Bit Settings	8-59
8-36	DER Bit Settings	8-61
9-1	Instruction Formats	9-2
9-2	RTL Notation and Conventions.....	9-4
9-3	Precedence Rules	9-5
9-4	Simplified Mnemonics for addi Instruction	9-10
9-5	Simplified Mnemonics for addic Instruction	9-11
9-6	Simplified Mnemonics for addic. Instruction	9-12
9-7	Simplified Mnemonics for addis Instruction	9-13
9-8	Simplified Mnemonics for bc, bca, bcl, and bcla Instructions	9-22
9-9	Simplified Mnemonics for bcctr and bcctrl Instructions.....	9-26
9-10	Simplified Mnemonics for bclr and bclrl Instructions	9-28
9-11	Simplified Mnemonics for cmp Instruction	9-30



Table	Title	Page
9-12	Simplified Mnemonics for cmpi Instruction	9-31
9-13	Simplified Mnemonics for cmpl Instruction	9-32
9-14	Simplified Mnemonics for cmpli Instruction.....	9-33
9-15	Simplified Mnemonics for creqv Instruction	9-37
9-16	Simplified Mnemonics for crnor Instruction.....	9-39
9-17	Simplified Mnemonics for cror Instruction.....	9-40
9-18	Simplified Mnemonics for crxor Instruction.....	9-42
9-19	Simplified Mnemonics for mfspr Instruction	9-114
9-20	TBR Encodings for mftb.....	9-115
9-21	Simplified Mnemonics for mfspr Instruction	9-116
9-22	Simplified Mnemonics for mterf Instruction	9-117
9-23	Simplified Mnemonics for mtspr Instruction	9-124
9-24	Simplified Mnemonics for nor Instruction.....	9-131
9-25	Simplified Mnemonics for or Instruction.....	9-132
9-26	Simplified Mnemonics for ori Instruction	9-134
9-27	Simplified Mnemonics for rlwimi Instruction.....	9-137
9-28	Simplified Mnemonics for rlwinm Instruction.....	9-139
9-29	Simplified Mnemonics for rlwnm Instruction	9-140
9-30	Simplified Mnemonics for subf Instruction	9-173
9-31	Simplified Mnemonics for subfc Instruction	9-174
9-32	Simplified Mnemonics for tw Instruction	9-180
9-33	Simplified Mnemonics for twi Instruction.....	9-181
A-1	Complete Instruction List Sorted by Mnemonic.....	A-1
E-1	Condition Register CR Field Bit Symbols.....	E-1
E-2	Word Compare Simplified Mnemonics	E-3
E-3	Word Rotate and Shift Instructions.....	E-4
E-4	BO Operand Encodings	E-5
E-5	Simplified Branch Mnemonics	E-6
E-6	Operands for Simplified Branch Mnemonics	E-7
E-7	Simplified Branch Mnemonics with Comparison Conditions	E-9
E-8	Operands for Simplified Branch Mnemonics with Comparison Conditions	E-9
E-9	Condition Register Logical Mnemonics	E-12
E-10	Trap Mnemonics Encoding.....	E-13
E-11	Trap Mnemonics.....	E-14
E-12	TO Operand Bit Encoding	E-15
E-13	SPR Simplified Mnemonics.....	E-15

Table

Title

Page

