



**Table  
Number**

**LIST OF TABLES**

**Page  
Number**

1-1 Differences Between MPC555 / MPC556 and MPC565 / MPC566.....	1-7
2-1 MPC565 / MPC566 Pad Function Summary .....	2-1
2-2 MPC565 / MPC566 Pin Sharing Description .....	2-3
2-3 PDMCR Bit Descriptions.....	2-4
2-4 PDMCR2 Bit Descriptions.....	2-6
2-5 DLCMD2 / QSMCM_B SCI2 Pin MUX Control.....	2-15
2-6 Pin Reset State.....	2-29
2-7 Functional Pad Types.....	2-36
2-8 Other Pad Types.....	2-38
2-9 Target DC Electrical Characteristics.....	2-39
2-10 Pin Names and Abbreviations .....	2-42
3-1 RCPU Execution Units.....	3-5
3-2 Supervisor-Level SPRs.....	3-9
3-3 Development Support SPRs.....	3-11
3-4 FPSCR Bit Categories .....	3-13
3-5 FPSCR Bit Descriptions.....	3-14
3-6 Floating-Point Result Flags in FPSCR.....	3-15
3-7 Bit Settings for CR0 Field of CR .....	3-16
3-8 Bit Settings for CR1 Field of CR .....	3-17
3-9 CR <sub>n</sub> Field Bit Settings for Compare Instructions .....	3-17
3-10 Integer Exception Register Bit Descriptions .....	3-18
3-11 Time Base Field Definitions (Read Only).....	3-20
3-12 Machine State Register Bit Descriptions .....	3-21
3-13 Floating-Point Exception Mode Bits.....	3-22
3-14 Time Base Field (Write Only) Bit Descriptions.....	3-23
3-15 Uses of SPRG0–SPRG3 .....	3-25
3-16 Processor Version Register Bit Descriptions .....	3-26
3-17 EIE, EID, AND NRI Registers .....	3-26
3-18 FPECR Bit Descriptions.....	3-27
3-19 Instruction Set Summary .....	3-29
3-20 MPC565 / MPC566 Exception Classes .....	3-34
3-21 Exception Vector Offset Table .....	3-36
3-22 Instruction Latency and Blockage.....	3-38
3-23 Floating-Point Exception Mode Encoding.....	3-43
4-1 Exception Addresses Mapping .....	4-16
4-2 Exception Relocation Page Offset.....	4-17
4-3 BBC SPRs .....	4-24
4-4 BBCMCR BBC Module Configuration Register Bit Descriptions .....	4-25
4-5 MI_RBA[0:3] Registers Bit Descriptions .....	4-27
4-6 MI_RA[0:3] Registers Bits Description.....	4-28

## Table Number

## Page Number



4-7	Region Size Programming Possible Values .....	4-29
4-8	MI_GRA Global Region Attribute Register Bits Description .....	4-30
4-9	EIBADR External Interrupt Relocation Table Base Address Register Bit Descriptions.....	4-31
4-10	DCCR0-DCCR15 Decompressor Class Configuration Registers Bit Descriptions .....	4-33
4-11	Instruction Layout Encoding .....	4-34
5-1	USIU Address Map .....	5-3
5-2	USIU Special Purpose Registers .....	5-8
5-3	MPC565 / MPC566 Address Format for SPR Access From External Bus .....	5-8
6-1	USIU Pins Multiplexing Control.....	6-4
6-2	SGPIO Configuration .....	6-8
6-3	Priority Of interrupt Sources — Regular Operation .....	6-12
6-4	Priority of Interrupt Sources — Enhanced Operation .....	6-13
6-5	Interrupt Latency Estimation for Three Typical Cases .....	6-17
6-6	Decrementer Time-Out Periods .....	6-20
6-7	SIUMCR Bit Descriptions.....	6-25
6-8	Debug Pins Configuration.....	6-27
6-9	Debug Port Pins Configuration .....	6-27
6-10	General Pins Configuration .....	6-27
6-11	Single-Chip Select Field Pin Configuration.....	6-27
6-12	Multi-Level Reservation Control Pin Configuration .....	6-28
6-13	IMMR Bit Descriptions .....	6-29
6-14	EMCR Bit Descriptions .....	6-30
6-15	SYPCR Bit Descriptions .....	6-37
6-16	SWSR Bit Descriptions.....	6-38
6-17	TESR Bit Descriptions .....	6-38
6-18	TBSCR Bit Descriptions.....	6-41
6-19	RTCSC Bit Descriptions .....	6-42
6-20	PISCR Bit Descriptions.....	6-43
6-21	PITC Bit Descriptions.....	6-44
6-22	PIT Bit Descriptions .....	6-44
6-23	SGPIODT1 Bit Descriptions.....	6-45
6-24	SGPIODT2 Bit Descriptions.....	6-46
6-25	SGPIOCR Bit Descriptions .....	6-46
6-26	Data Direction Control .....	6-47
7-1	Reset Action Taken For Each Reset Cause .....	7-4
7-2	Reset Configuration Word and Data Corruption/Coherency.....	7-5
7-3	Reset Status Register Bit Descriptions.....	7-5
7-4	Reset Configuration Options.....	7-7
7-5	RCW Bit Descriptions .....	7-12
8-1	Reset Clocks Source Configuration .....	8-9

## Table Number

## Page Number



8-2	TMBCLK Divisions .....	8-9
8-3	Status of Clock Source .....	8-15
8-4	Power Mode Control Bit Settings .....	8-16
8-5	Power Mode Descriptions .....	8-16
8-6	Power Mode Wake-Up Operation .....	8-17
8-7	Power Supplies .....	8-20
8-8	KAPWR Registers and Key Registers .....	8-25
8-9	SCCR Bit Descriptions .....	8-30
8-10	COM and CQDS Bits Functionality .....	8-33
8-11	PLPRCR Bit Descriptions .....	8-34
8-12	COLIR Bit Descriptions .....	8-36
8-13	VSRMCR Bit Descriptions .....	8-37
9-1	MPC565 / MPC566 SIU Signals .....	9-4
9-2	Data Bus Requirements For Read Cycles .....	9-30
9-3	Data Bus Contents for Write Cycles .....	9-30
9-4	Priority Between Internal and External Masters over External Bus .....	9-34
9-5	Burst Length and Order .....	9-37
9-6	BURST/TSIZE Encoding .....	9-37
9-7	Address Type Pins .....	9-38
9-8	Address Types Definition .....	9-38
9-9	Termination Signals Protocol .....	9-48
10-1	Timing Attributes Summary .....	10-7
10-2	Programming Rules for Strokes Timing .....	10-20
10-3	Boot Bank Fields Values After Hard Reset .....	10-21
10-4	Write Enable/Byte Enable Signals Function .....	10-22
10-5	Memory Controller Address Map .....	10-28
10-6	MSTAT Bit Descriptions .....	10-29
10-7	BR[0] – BR[3] Bit Descriptions .....	10-30
10-8	OR[0] – OR[3] Bit Descriptions .....	10-32
10-9	DMBR Bit Descriptions .....	10-34
10-10	DMOR Bit Descriptions .....	10-35
11-1	DMPU Registers .....	11-6
11-2	Reservation Snoop Support .....	11-9
11-3	L2U_MCR LSHOW Modes .....	11-10
11-4	L2U Show Cycle Support Chart .....	11-12
11-5	L2U (PPC) Register Decode .....	11-13
11-6	Hex Address For SPR Cycles .....	11-13
11-7	L2U_MCR Bit Descriptions .....	11-14
11-8	L2U_RBAX Bit Descriptions .....	11-15
11-9	L2U_RAX Bit Descriptions .....	11-16
11-10	L2U_GRA Bit Descriptions .....	11-17
12-1	STOP and HSPEED Bit Functionality .....	12-2



12-2	Bus Cycles and System Clock Cycles .....	12-3
12-3	ILBS Signal functionality .....	12-5
12-4	IRQMUX Functionality .....	12-5
12-5	UIMB Interface Register Map .....	12-7
12-6	UMCR Bit Descriptions .....	12-8
12-7	UIPEND Bit Descriptions .....	12-9
13-1	QADC64E_A Address Map .....	13-5
13-2	QADC64E_B Address Map .....	13-6
13-3	Multiplexed Analog Input Channels .....	13-8
13-4	Analog Input Channels .....	13-9
13-5	QADCMCR Bit Descriptions .....	13-10
13-6	QADC64E Bus Error Response.....	13-12
13-7	QADCMCR Bit Descriptions .....	13-14
13-8	QACR0 Bit Descriptions .....	13-17
13-9	Prescaler FSYSCLK Divide-by Values .....	13-17
13-10	QACR1 Bit Descriptions .....	13-18
13-11	Queue 1 Operating Modes .....	13-19
13-12	QACR2 Bit Descriptions .....	13-20
13-13	Queue 2 Operating Modes .....	13-22
13-14	QASR0 Bit Descriptions.....	13-23
13-15	Pause Response .....	13-27
13-16	Queue Status.....	13-28
13-17	QASR1 Bit Descriptions.....	13-30
13-18	CCW Bit Descriptions .....	13-33
13-19	Input Sample Times.....	13-34
13-20	Multiplexed Channel Assignments and Pin Designations.....	13-35
13-21	QADC64E Clock Programmability .....	13-54
13-22	Trigger Events .....	13-58
13-23	Status Bits.....	13-58
13-24	External Circuit Settling Time to 1/2 LSB (10-Bit Conversions).....	13-80
13-25	Error Resulting From Input Leakage (IOFF).....	13-81
14-1	DLCMD2 / QSMCM_B SCI2 Pin MUX Control .....	14-2
14-2	QSMCM Pins on QSMCM_A and QSMCM_B.....	14-3
14-3	QSMCM_A and QSMCM_B Register Map .....	14-4
14-4	QSMCM_A Global Registers .....	14-6
14-5	QSMCM_B Global Registers .....	14-6
14-6	Interrupt Levels.....	14-8
14-7	QSMCMMCR Bit Descriptions.....	14-9
14-8	QDSCI_IL Bit Descriptions .....	14-10
14-9	QSPI_IL Bit Descriptions .....	14-10
14-10	QSMCM Pin Control Registers.....	14-10
14-11	Effect of DDRQS on QSPI Pin Function .....	14-11
14-12	QSMCM_A Pin Functions.....	14-12
14-13	QSMCM_B Pin Functions.....	14-12

## Table Number

## Page Number



14-14	PQSPAR Bit Descriptions.....	14-13
14-15	DDRQS Bit Descriptions.....	14-14
14-16	QSPI Register Map.....	14-17
14-17	SPCR0 Bit Descriptions.....	14-18
14-18	Bits Per Transfer.....	14-18
14-19	SPCR1 Bit Descriptions.....	14-19
14-20	SPCR2 Bit Descriptions.....	14-20
14-21	SPCR3 Bit Descriptions.....	14-21
14-22	SPSR Bit Descriptions.....	14-22
14-23	Command RAM Bit Descriptions.....	14-24
14-24	QSPI Pin Functions.....	14-25
14-25	Example SCK Frequencies with a 40-MHz IMB3 clock.....	14-36
14-26	SCI Registers.....	14-45
14-27	SCCxR0 Bit Descriptions.....	14-46
14-28	SCCxR1 Bit Descriptions.....	14-47
14-29	SCxSR Bit Descriptions.....	14-49
14-30	SCxDR Bit Descriptions.....	14-51
14-31	SCI Pin Functions.....	14-51
14-32	Serial Frame Formats.....	14-52
14-33	Examples of SCIx Baud Rates.....	14-53
14-34	Effect of Parity Checking on Data Size.....	14-53
14-35	QSCI1CR Bit Descriptions.....	14-61
14-36	QSCI1SR Bit Descriptions.....	14-62
15-1	DLCMD2 Requirements.....	15-2
15-2	Digital Filter Output.....	15-8
15-3	Receive Windows.....	15-12
15-4	Transmit Windows.....	15-12
15-5	CPU/DLCMD2 Transfers.....	15-23
15-6	DLCMD2 Memory Map.....	15-27
15-7	MCR Bit Descriptions.....	15-28
15-8	Freeze Bit Field Description.....	15-29
15-9	Interrupt Pending (IPR) Bit Descriptions.....	15-30
15-10	Interrupt Level (ILR) Bit Descriptions.....	15-31
15-11	Interrupt Levels.....	15-31
15-12	Interrupt Vector (IVR) Bit Descriptions.....	15-32
15-13	Symbol Timing Control and Pre-Scaler Bit Descriptions.....	15-32
15-14	DLCMD2 Pre-Scaler Rate Selection.....	15-33
15-15	Symbol Timing Data (SDATA) Bit Descriptions.....	15-34
15-16	Timing Parameter Table.....	15-35
15-17	Transmit Command Register (CMD) Bit Descriptions.....	15-36
15-18	General Commands.....	15-37
15-19	Type and Destination of Accompanying Byte Commands.....	15-38
15-20	RxFIFO Commands.....	15-39
15-21	Command Load Sequences.....	15-40



15-22	Transmit Data Register (TDATA) Bit Descriptions.....	15-41
15-23	Receive Status Register (STAT) Bit Descriptions.....	15-42
15-24	RxFIFO Status.....	15-42
15-25	Data Link Idle Status.....	15-43
15-26	Transmitter Shorted Status.....	15-43
15-27	TxFIFO Underrunning Status.....	15-43
15-28	TxFIFO Status .....	15-43
15-29	Receive Data Register (RDATA) Bit Descriptions .....	15-44
15-30	Receive Error Status.....	15-45
15-31	RxFIFO Overrun Status.....	15-46
15-32	Transmitter Action Status .....	15-46
15-33	IFR Bit Status.....	15-46
15-34	IFR With/Without a CRC Bit Status .....	15-46
15-35	Error Code Status1, 2, 3.....	15-47
15-36	Interrupt Operations.....	15-52
15-37	Interrupt Levels .....	15-53
15-38	IFR Aborted Conditions .....	15-56
15-39	Signal Names .....	15-59
16-1	Common Extended/Standard Format Frames.....	16-5
16-2	Message Buffer Codes for Receive Buffers.....	16-5
16-3	Message Buffer Codes for Transmit Buffers.....	16-5
16-4	Extended Format Frames .....	16-6
16-5	Standard Format Frames.....	16-6
16-6	Receive Mask Register Bit Values.....	16-8
16-7	Mask Examples for Normal/Extended Messages .....	16-8
16-8	Example System Clock, CAN Bit Rate and S-Clock Frequencies .....	16-9
16-9	Interrupt Levels .....	16-19
16-10	TouCAN Register Map.....	16-21
16-11	TCNMCR Bit Descriptions .....	16-23
16-12	CANICR Bit Descriptions .....	16-24
16-13	CANCTRL0 Bit Descriptions.....	16-25
16-14	Rx MODE[1:0] Configuration .....	16-25
16-15	Transmit Pin Configuration .....	16-26
16-16	CANCTRL1 Bit Descriptions.....	16-27
16-17	PRES DIV Bit Descriptions.....	16-28
16-18	CANCTRL2 Bit Descriptions.....	16-28
16-19	TIMER Bit Descriptions.....	16-29
16-20	RxGMSKHI, RxGMSKLO Bit Descriptions .....	16-30
16-21	ESTAT Bit Descriptions .....	16-31
16-22	Transmit Bit Error Status .....	16-32
16-23	Fault Confinement State Encoding .....	16-32
16-24	IMASK Bit Descriptions.....	16-32
16-25	IFLAG Bit Descriptions .....	16-33
16-26	RxECTR, TxECTR Bit Descriptions.....	16-33

## Table Number

## Page Number



17-1	MIOS14 Configuration Description .....	17-6
17-2	MIOS14SR0 Bit Descriptions.....	17-27
17-3	MIOS14ER0 Bit Descriptions.....	17-27
17-4	MIOS14PR0 Bit Descriptions.....	17-28
17-5	MIOS14SR1 Bit Descriptions.....	17-28
17-6	MIOS14ER1 Bit Descriptions.....	17-29
17-7	MIOS14PR1 Bit Descriptions.....	17-29
17-8	MIOS14LVL0 Bit Descriptions .....	17-30
17-9	MIOS14LVL1 Bit Descriptions .....	17-30
17-10	MBISM Registers.....	17-31
17-11	MIOS14TPCR Bit Descriptions.....	17-32
17-12	MIOS14VECT Bit Descriptions.....	17-33
17-13	MIOS14VNR Bit Descriptions.....	17-33
17-14	MIOS14MCR Bit Descriptions .....	17-34
17-15	MCPSMSCR Bit Descriptions.....	17-36
17-16	Clock Prescaler Setting .....	17-37
17-17	MMCSM Address Map.....	17-41
17-18	MMCSMCNT Bit Descriptions .....	17-42
17-19	MMCSMML Bit Descriptions.....	17-43
17-20	MMCSMSCR Bit Descriptions .....	17-43
17-21	MMCSMCNT Edge Sensitivity.....	17-44
17-22	MMCSMCNT Clock Signal .....	17-44
17-23	Prescaler Values.....	17-44
17-24	MDASM Modes Of Operation .....	17-48
17-25	MDASM PWM Example Output Frequencies/Resolutions at f[SYS] = 40 MHz.....	17-57
17-26	MDASM Address Map .....	17-58
17-27	MDASMAR Bit Descriptions .....	17-60
17-28	MDASMBR Bit Descriptions .....	17-61
17-29	MDASMSCR Bit Descriptions.....	17-63
17-30	PWM Pulse/Frequency Ranges (in Hz) Using /1 Option (40 MHz).....	17-70
17-31	PWM Pulse/frequency Ranges (in Hz) Using /256 Option (40 MHz).....	17-71
17-32	MPWMSM Address Map .....	17-73
17-33	MPWMPERR Bit Descriptions .....	17-75
17-34	MPWMPULR Bit Descriptions .....	17-76
17-35	MPWMCNTR Bit Descriptions.....	17-76
17-36	MPWMSCR Bit Descriptions .....	17-77
17-37	PWMSM Output Pin Polarity Selection.....	17-78
17-38	Prescaler Values.....	17-79
17-39	MPIOSM I/O Pin Function .....	17-80
17-40	MPIOSMDR Bit Descriptions .....	17-82
17-41	MPIOSMDDR Bit Descriptions .....	17-82
17-42	MRTCSMFRCH Bit Descriptions .....	17-92
17-43	MRTCSMFRCL Bit Descriptions.....	17-93
17-44	MRTCPR Bit Descriptions .....	17-93
17-45	MRTCSMSCR Bit Descriptions .....	17-94





17-46	Interrupt Rate Selection .....	17-95
18-1	Enhanced TCR1 Prescaler Divide Values .....	18-6
18-2	TCR1 Prescaler Values .....	18-6
18-3	TCR2 Counter Clock Source .....	18-7
18-4	TCR2 Prescaler Control.....	18-8
18-5	TPU3 Register Map .....	18-9
18-6	TPUMCR Bit Descriptions .....	18-12
18-7	DSCR Bit Descriptions.....	18-14
18-8	DSSR Bit Descriptions.....	18-15
18-9	TICR Bit Descriptions .....	18-16
18-10	CIER Bit Descriptions .....	18-16
18-11	CFSRx Bit Descriptions .....	18-17
18-12	HSQRx Bit Descriptions.....	18-18
18-13	HSSRx Bit Descriptions .....	18-19
18-14	CPRx Bit Descriptions .....	18-20
18-15	Channel Priorities .....	18-20
18-16	CISR Bit Descriptions .....	18-20
18-17	TPUMCR2 Bit Descriptions .....	18-21
18-18	Entry Table Bank Location.....	18-22
18-19	System Clock Frequency/Minimum Guaranteed Detected Pulse.....	18-22
18-20	TPUMCR3 Bit Descriptions .....	18-23
18-21	Parameter RAM Address Offset Map .....	18-24
19-1	DPTRAM Register Map .....	19-3
19-2	DPTMCR Bit Settings .....	19-4
19-3	RAMBAR Bit Settings .....	19-5
20-1	UC3F External Interface Signals .....	20-5
20-2	UC3F Register Programmer's Model.....	20-6
20-3	UC3FMCR Bit Descriptions .....	20-8
20-4	UC3FMCRE Bit Descriptions.....	20-11
20-5	UC3FCTL Bit Descriptions.....	20-14
20-6	RCW Bit Descriptions .....	20-20
20-7	Program Interlock State Descriptions .....	20-27
20-8	Erase Interlock State Descriptions.....	20-30
21-1	Priorities of Overlay Regions .....	21-13
21-2	CALRAM A and B Control Registers .....	21-15
21-3	CRAMMCR Bit Descriptions .....	21-16
21-4	CRAMMCR Privilege Bit Assignment for 8-Kbyte Array Blocks .....	21-18
21-5	CRAMMCR Bit Descriptions .....	21-19
21-6	RGN_SIZE Encoding.....	21-19
21-7	CRAMOVLCR Bit Descriptions.....	21-20
22-1	VF Pins Instruction Encodings.....	22-3



## Table Number

## Page Number



22-2 VF Pins Queue Flush Encodings.....	22-3
22-3 VFLS Pin Encodings.....	22-4
22-4 Detecting the Trace Buffer Start Point.....	22-6
22-5 Fetch Show Cycles Control .....	22-7
22-6 Instruction Watchpoints Programming Options .....	22-16
22-7 Load/Store Data Events.....	22-17
22-8 Load/Store Watchpoints Programming Options .....	22-18
22-9 The Check Stop State and Debug Mode .....	22-28
22-10 Trap Enable Data Shifted into Development Port Shift Register .....	22-37
22-11 Debug Port Command Shifted Into Development Port Shift Register .....	22-37
22-12 Status / Data Shifted Out of Development Port Shift Register.....	22-38
22-13 Debug Instructions / Data Shifted Into Development Port Shift Register.....	22-39
22-14 Development Support Programming Model.....	22-43
22-15 Development Support Registers Read Access Protection .....	22-44
22-16 Development Support Registers Write Access Protection.....	22-44
22-17 CMPA-CMPD Bit Descriptions.....	22-44
22-18 CMPE-CMPF Bit Descriptions.....	22-45
22-19 BAR Bit Descriptions .....	22-45
22-20 CMPG-CMPH Bit Descriptions .....	22-45
22-21 ICTRL Bit Descriptions .....	22-46
22-22 ISCT_SER Bit Descriptions .....	22-47
22-23 LCTRL1 Bit Descriptions .....	22-48
22-24 LCTRL2 Bit Descriptions .....	22-49
22-25 Breakpoint Counter A Value and Control Register (COUNTA).....	22-51
22-26 Breakpoint Counter B Value and Control Register (COUNTB).....	22-51
22-27 ECR Bit Descriptions .....	22-52
22-28 DER Bit Descriptions .....	22-53
23-1 READI Reset Configuration Options.....	23-4
23-2 Public Messages.....	23-5
23-3 Vendor-Defined Messages .....	23-6
23-4 Terms and Definitions.....	23-6
23-5 READI_OTR Bit Descriptions .....	23-8
23-6 Tool Mapped Register Space .....	23-9
23-7 READI_DID Bit Descriptions.....	23-10
23-8 READI_DC Bit Descriptions.....	23-10
23-9 RCPU Development Access Modes .....	23-11
23-10 READI_UBA Bit Descriptions .....	23-12
23-11 READI_RWA Read/Write Access Bit Descriptions.....	23-14
23-12 READI_UDI Bit Descriptions.....	23-15
23-13 Read Access Status .....	23-15
23-14 Write Access Status.....	23-16
23-15 RWD Field Configuration.....	23-16
23-16 READI_DTA 1 AND 2 Bit Descriptions.....	23-17
23-17 Data Trace Values.....	23-17
23-18 Description of READI Pins.....	23-21

## Table Number

## Page Number



23-19	MSEI/MSEO protocol.....	23-23
23-20	Public Messages Supported .....	23-26
23-21	Error Codes .....	23-28
23-22	Vendor-Defined Messages Supported.....	23-28
23-23	Message Field Sizes.....	23-29
23-24	Indirect Branch Message .....	23-32
23-25	Direct Branch Message .....	23-33
23-26	READI Reset Configuration Options.....	23-33
23-27	VF Instruction Type Encoding.....	23-39
23-28	VF Queue Flush Information.....	23-39
23-29	VFLS History Buffer Flush Encoding .....	23-40
23-30	Program Trace Correction Due to a Mispredicted Branch .....	23-42
23-31	Program Trace Correction Due to an Exception.....	23-43
23-32	Special L-bus Case Handling .....	23-61
23-33	Throughput Comparison for FPM and RPM MDO/MDI Configurations .....	23-73
23-34	Watchpoint Source .....	23-78
23-35	Power Management Mechanism Overview .....	23-93
24-1	Boundary Scan Bit Definition .....	24-5
24-2	Instruction Decoding .....	24-23
A-1	SPR (Special Purpose Registers) .....	A-2
A-2	UC3F Flash Array.....	A-4
A-3	DECRAM SRAM Array.....	A-4
A-4	BBC (Burst Buffer Controller Module) .....	A-4
A-5	USIU (Unified System Interface Unit).....	A-5
A-6	CDR3 Flash Control Registers EEPROM (UC3F).....	A-8
A-7	DPTRAM AB and C Control Registers .....	A-9
A-8	DLCMD2 (Data Link Controller Module).....	A-9
A-9	DPTRAM Memory Arrays.....	A-10
A-10	Time Processor Unit 3 A and B (TPU3 A and B).....	A-10
A-11	QADC64E A and B (Queued Analog-to-Digital Converter) .....	A-13
A-12	QSMCM A and B (Queued Serial Multi-Channel Module) .....	A-15
A-13	Time Processor Unit 3 C (TPU3_C) (See Table A-10 for Bit Descriptions) .....	A-17
A-14	MIOS14 (Modular Input/Output Subsystem) .....	A-19
A-15	TouCAN A, B and C (CAN 2.0B Controller) .....	A-24
A-16	UIMB (U-Bus to IMB Bus Interface) .....	A-29
A-17	CALRAM_A and CALRAM_B Control Registers.....	A-29
A-18	CALRAM_B and CALRAM_A Array .....	A-31
D-1	Bank 0 Functions .....	D-2
D-2	Bank 1 Functions .....	D-3
D-3	QOM Bit Encoding .....	D-6
D-4	SIOP Function Valid CHAN_Control Options.....	D-50
D-5	SIOP State Timing .....	D-52

## Table Number

## Page Number



E-1 Absolute Maximum Ratings.....	E-2
E-2 Thermal Characteristics .....	E-4
E-3 ESD Protection.....	E-7
E-4 DC Electrical Characteristics.....	E-7
E-5 Oscillator and PLL.....	E-12
E-6 Array Program and Erase Characteristics.....	E-12
E-7 CENSOR Cell Program and Erase Characteristics.....	E-13
E-8 Module Life.....	E-13
E-9 MPC565 / MPC566 Power Supply Pin Groups .....	E-14
E-10 Bus Operation Timing.....	E-21
E-11 Interrupt Timing .....	E-43
E-12 Debug Port timing.....	E-45
E-13 AC Electrical Characteristics .....	E-47
E-14 RESET Timing.....	E-49
E-15 JTAG timing.....	E-53
E-16 QADC64E Conversion Characteristics (Enhanced Mode Operation) .....	E-57
E-17 QSPI Timing.....	E-58
E-18 GPIO Timing.....	E-61
E-19 TPU3 Timing .....	E-62
E-20 TouCAN Timing.....	E-63
E-21 MCPSM Timing Characteristics .....	E-63
E-22 MPWMSM Timing Characteristics.....	E-65
E-23 MMCSM Timing Characteristics.....	E-67
E-24 MMCSM Counter Bus Reload To Interrupt Flag Setting Timing Diagram .....	E-69
E-25 MDASM Timing Characteristics .....	E-70
E-26 MSASM Timing Characteristics.....	E-73
E-27 MPIO SM Timing Characteristics .....	E-76

