



## SECTION 7 RESET

This section describes the MPC565 / MPC566 reset sources, operation, control, and status.

### 7.1 Reset Operation

The MPC565 / MPC566 has several inputs to the reset logic which include the following:

- Power-on reset
- External hard reset pin ( $\overline{\text{HRESET}}$ )
- External soft reset pin ( $\overline{\text{SRESET}}$ )
- Loss of lock
- On-chip clock switch
- Software watchdog reset
- Checkstop reset
- Debug port hard reset
- Debug port soft reset
- JTAG reset

All of these reset sources are fed into the reset controller. The control logic determines the cause of the reset, synchronizes it if necessary, and resets the appropriate logic modules, depending on the source of the reset. The memory controller, system protection logic, interrupt controller, and parallel I/O pins are initialized only on hard reset. External soft reset initializes internal logic while maintaining system configuration.

The reset status register (RSR) reflects the most recent source to cause a reset.

#### 7.1.1 Power-On Reset

The power-on reset pin,  $\overline{\text{PORESET}}$ , is an active low input. In a system with power-down low-power mode, this pin should be activated only as a result of a voltage failure in the KAPWR pin. After detecting the assertion of  $\overline{\text{PORESET}}$ , the MPC565 / MPC566 enters the power-on reset state. During this state the MODCK[1:3] signals determine the oscillator frequency, PLL multiplication factor, and the PITRCLK and TMBCLK clock sources. In addition, the MPC565 / MPC566 asserts the  $\overline{\text{SRESET}}$  and  $\overline{\text{HRESET}}$  pins.

The  $\overline{\text{PORESET}}$  pin should be asserted for a minimum time of 100,000 cycles of clock oscillator after a valid level has been reached on the KAPWR supply. After detecting

the assertion of  $\overline{\text{PORESET}}$ , the MPC565 / MPC566 remains in the power-on reset state until the last of the following two events occurs:

- The Internal PLL enters the lock state and the system clock is active.
- The  $\overline{\text{PORESET}}$  pin is negated.

If the MPC565 / MPC566 is in single-chip mode and limp mode is enabled, the internal PLL is not required to be locked before the chip exits power-on reset.

After exiting the power-on reset state, the MCU continues to drive the  $\overline{\text{HRESET}}$  and  $\overline{\text{SRESET}}$  pins for 512 system clock cycles. When the timer expires (after 512 cycles), the configuration is sampled from data bus pins, if required (see [7.5.1 Hard Reset Configuration](#)) and the MCU stops driving the  $\overline{\text{HRESET}}$  and  $\overline{\text{SRESET}}$  pins. In addition, the internal MODCK[1:3] values are sampled.

The  $\overline{\text{PORESET}}$  pin has a glitch detector to ensure that low spikes of less than 20 ns are rejected. The internal  $\overline{\text{PORESET}}$  signal asserts only if the  $\overline{\text{PORESET}}$  pin asserts for more than 100 ns.

### 7.1.2 Hard Reset

$\overline{\text{HRESET}}$  (hard reset) is an active low, bidirectional I/O pin. The MPC565 / MPC566 can detect an external assertion of  $\overline{\text{HRESET}}$  only if it occurs while the MCU is not asserting reset.

When the MPC565 / MPC566 detects assertion of the external  $\overline{\text{HRESET}}$  pin or a cause to assert the internal  $\overline{\text{HRESET}}$  line, is detected the chip starts to drive the  $\overline{\text{HRESET}}$  and  $\overline{\text{SRESET}}$  for 512 cycles. When the timer expires (after 512 cycles) the configuration is sampled from data pins (refer to [7.5.1 Hard Reset Configuration](#)) and the chip stops driving the  $\overline{\text{HRESET}}$  and  $\overline{\text{SRESET}}$  pins. An external pull-up resistor should drive the  $\overline{\text{HRESET}}$  and  $\overline{\text{SRESET}}$  pins high. After detecting the negation of  $\overline{\text{HRESET}}$  or  $\overline{\text{SRESET}}$ , the MCU waits 16 clock cycles before testing the presence of an external hard or soft reset.

The  $\overline{\text{HRESET}}$  pin has a glitch detector to ensure that low spikes of less than 20 ns are rejected. The internal  $\overline{\text{HRESET}}$  will be asserted only if  $\overline{\text{HRESET}}$  is asserted for more than 100 ns.

The  $\overline{\text{HRESET}}$  is an open collector type pin.

### 7.1.3 Soft Reset

$\overline{\text{SRESET}}$  (soft reset) is an active low, bidirectional I/O pin. The MPC565 / MPC566 can only detect an external assertion of  $\overline{\text{SRESET}}$  if it occurs while the MPC565 / MPC566 is not asserting reset.

When the MPC565 / MPC566 detects the assertion of external  $\overline{\text{SRESET}}$  or a cause to assert the internal  $\overline{\text{SRESET}}$  line, the chip starts to drive the  $\overline{\text{SRESET}}$  for 512 cycles. When the timer expires (after 512 cycles) the debug port configuration is sampled from the DSDI and DSCK pins and the chip stops driving the  $\overline{\text{SRESET}}$  pin. An external pull-up resistor should drive the  $\overline{\text{SRESET}}$  pin high. After the MPC565 / MPC566 detects



the negation of  $\overline{\text{SRESET}}$ , it waits 16 clock cycles before testing the presence of an external soft reset.



#### 7.1.4 Loss of Lock

If the PLL detects a loss of lock, erroneous external bus operation will occur if synchronous external devices use the MPC565 / MPC566 input clock. Erroneous operation could also occur if devices with a PLL use the MPC565 / MPC566 CLKOUT signal. This source of reset can be optionally asserted if the LOLRE bit in the PLL, low-power, and reset control register (PLPRCR) is set. The enabled PLL loss of lock event generates an internal hard reset sequence. Refer to [SECTION 8 CLOCKS AND POWER CONTROL](#) for more information on loss of lock.

#### 7.1.5 On-Chip Clock Switch

If the system clocked is switched to the backup clock or switched from backup clock to another clock source an internal hard reset sequence is generated. Refer to [SECTION 8 CLOCKS AND POWER CONTROL](#).

#### 7.1.6 Software Watchdog Reset

When the MPC565 / MPC566 software watchdog counts to zero, a software watchdog reset is asserted. The enabled software watchdog event generates an internal hard reset sequence.

#### 7.1.7 Checkstop Reset

When the RCPU enters a checkstop state, and the checkstop reset is enabled (the CSR bit in the PLPRCR is set), a checkstop reset is asserted. The enabled checkstop event generates an internal hard reset sequence. Refer to the [RCPU Reference Manual \(RCPURM/AD\)](#) for more information.

#### 7.1.8 Debug Port Hard Reset

When the development port receives a hard reset request from the development tool, an internal hard reset sequence is generated, see [SECTION 8 CLOCKS AND POWER CONTROL](#). In this case the development tool must reconfigure the debug port. Refer to [SECTION 22 DEVELOPMENT SUPPORT](#) for more information.

#### 7.1.9 Debug Port Soft Reset

When the development port receives a soft reset request from the development tool, an internal soft reset sequence is generated, see [SECTION 8 CLOCKS AND POWER CONTROL](#). In this case the development tool must reconfigure the debug port. Refer to [SECTION 22 DEVELOPMENT SUPPORT](#) for more information.

#### 7.1.10 JTAG Reset

When the JTAG logic asserts the JTAG soft reset signal, an internal soft reset sequence is generated, see [SECTION 8 CLOCKS AND POWER CONTROL](#). Refer

to **SECTION 24 IEEE 1149.1-COMPLIANT INTERFACE (JTAG)** for more information.



## 7.2 Reset Actions Summary

**Table 7-1** summarizes the action taken for each reset.

**Table 7-1 Reset Action Taken For Each Reset Cause**

Reset Source	Reset Logic and PLL States Reset	System Configuration Reset	Clock Module Reset	$\overline{\text{HRESET}}$ Pin Driven	Debug Port Configuration	Other Internal Logic Reset	$\overline{\text{SRESET}}$ Pin Driven
Power-On Reset	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Hard Reset Sources External Hard Reset Loss of Lock On-Chip Clock Switch Illegal Low-Power Mode Software Watchdog Checkstop Debug Port Hard Reset	No	Yes	Yes	Yes	Yes	Yes	Yes
Soft Reset Sources External Soft Reset Debug Port Soft Reset JTAG Reset	No	No	No	No	Yes	Yes	Yes

## 7.3 Data Coherency During Reset

The MPC565 / MPC566 supports data coherency and avoids data corruption while reset. If a cycle is to be executed when detecting any  $\overline{\text{SRESET}}$  or  $\overline{\text{HRESET}}$  source, then the cycle will either complete or will not start before generating the corresponding reset control signal. There are reset sources, however, when the MPC565 / MPC566 generates an internal reset due to special internal situation where this protection is not supported. See **7.4 Reset Status Register**.

In the case of large operand size (32 or 16 bits) transaction to a smaller port size, the cycle is split into two 16-bit or four 8-bit cycles. In this case, data coherency is assured and data will not be corrupted.

In the case where the core executes an unaligned load/store cycle which is broken down into multiple cycles, data coherency is NOT assured between these cycles (i.e., data could be corrupted).

A contention on the data pins may occur while asserting external reset ( $\overline{\text{EXT\_RESET}}$ ) if the data coherency mechanism is required, and thus enables a cycle to complete, while external hardware drives the data for the configuration word. See **Table 7-2** for a description of the required  $\overline{\text{EXT\_RESET}}$  line source in a system.



**Table 7-2 Reset Configuration Word and Data Corruption/Coherency**

Reset Driven	Reset to Use for Data Coherency (EXT_RESET)	Comments
$\overline{\text{HRESET}}$	$\overline{\text{SRESET}}$	
$\overline{\text{SRESET}}$	$\overline{\text{HRESET}}$	
$\overline{\text{HRESET}} \& \overline{\text{SRESET}}$	$\overline{\text{HRESET}} \parallel \overline{\text{SRESET}}$	Provided only one of them is driven into the MPC565 / MPC566 at a time

## 7.4 Reset Status Register

All of the reset sources are fed into the reset controller. The 16-bit reset status register (RSR) reflects the most recent source, or sources, of reset. (Simultaneous reset requests can cause more than one bit to be set at the same time.) This register contains one bit for each reset source. A bit set to logic one indicates the type of reset that occurred.

Once set, individual bits in the RSR remain set until software clears them. Bits in the RSR can be cleared by writing a one to the bit. A write of zero has no effect on the bit. The register can be read at all times. The reset status register receives its default reset values during power-on reset. The RSR is powered by the KAPWR pin.

### RSR — Reset Status Register

**0x2F C288**

MSB														LSB	
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
EHR	ESR	LLR	SWR	CSR	DBHR	DBSR	JTR	OCC	ILBC	GPOR	GHR	SR	RESERVED		
RESET:															
0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0

**Table 7-3 Reset Status Register Bit Descriptions**

Bit(s)	Name	Description
0	EHR <sup>1</sup>	External hard reset status 0 = No external hard reset has occurred 1 = An external hard reset has occurred
1	ESR <sup>1</sup>	External soft reset status 0 = No external soft reset has occurred 1 = An external soft reset has occurred
2	LLR	Loss of lock reset status 0 = No enabled loss-of-lock reset has occurred 1 = An enabled loss-of-lock reset has occurred
3	SWR	Software watchdog reset status 0 = No software watchdog reset has occurred 1 = A software watchdog reset has occurred
4	CSR	Checkstop reset status 0 = No enabled checkstop reset has occurred 1 = An enabled checkstop reset has occurred
5	DBHR	Debug port hard reset status 0 = No debug port hard reset request has occurred 1 = A debug port hard reset request has occurred

**Table 7-3 Reset Status Register Bit Descriptions (Continued)**



Bit(s)	Name	Description
6	DBSRS	Debug port soft reset status 0 = No debug port soft reset request has occurred 1 = A debug port soft reset request has occurred
7	JTRS	JTAG reset status 0 = No JTAG reset has occurred 1 = A JTAG reset has occurred
8	OCCS	On-chip clock switch 0 = No on-chip clock switch reset has occurred 1 = An on-chip clock switch reset has occurred
9	ILBC	Illegal bit change. This bit is set when the MPC565 / MPC566 changes any of the following bits when they are locked: LPM[0:1], locked by the LPML bit MF[0:11], locked by the MFPDL bit DIVF[0:4], locked by the MFPDL bit
10	GPOR	Glitch detected on $\overline{\text{PORESET}}$ pin. This bit is set when the $\overline{\text{PORESET}}$ pin is asserted for more than TBD ns 0 = No glitch was detected on the $\overline{\text{PORESET}}$ pin 1 = A glitch was detected on the $\overline{\text{PORESET}}$ pin
11	GHRST	Glitch detected on $\overline{\text{HRESET}}$ pin. This bit is set when the $\overline{\text{HRESET}}$ pin is asserted for more than TBD ns 0 = No glitch was detected on the $\overline{\text{HRESET}}$ pin 1 = A glitch was detected on the $\overline{\text{HRESET}}$ pin
12	GSRST	Glitch detected on $\overline{\text{SRESET}}$ pin. If the $\overline{\text{SRESET}}$ pin is asserted for more than TBD ns the GHRST bit will be set. If an internal or external SRESET is generated the $\overline{\text{SRESET}}$ pin is asserted and the GSRST bit will be set. The GSRST bit remains set until software clears it. The GSRST bit can be negated by writing a one to GSRST. A write of zero has no effect on this bit. 0 = No glitch was detected on $\overline{\text{SRESET}}$ pin 1 = A glitch was detected on $\overline{\text{SRESET}}$ pin.
13:15	—	Reserved

**NOTES:**

1. In the USIU RSR, if both EHRS and ESRS are set, the reset source is internal. The EHRS and ESRS bits in RSR register are set for any internal reset source in addition to external  $\overline{\text{HRESET}}$  and external  $\overline{\text{SRESET}}$  events. If both internal and external indicator bits are set, then the reset source is internal.

## 7.5 Reset Configuration

### 7.5.1 Hard Reset Configuration

When a hard reset event occurs, the MPC565 / MPC566 reconfigures its hardware system as well as the development port configuration. The logical value of the bits that determine its initial mode of operation, are sampled from the following:

- The external data bus pins DATA[0:31]
- An internal default constant (0x0000 0000)
- An internal NVM register value (UC3FCFIG)

If at the sampling time  $\overline{\text{RSTCONF}}$  is asserted, then the configuration is sampled from the data bus. If  $\overline{\text{RSTCONF}}$  is negated and a valid NVM value exists (UC3FCFIG bit  $\overline{\text{HC}}=0$ ), then the configuration is sampled from the NVM register in the UC3F module. If  $\overline{\text{RSTCONF}}$  is negated and no valid NVM value exists (UC3FCFIG bit  $\overline{\text{HC}}=1$ ), then


the configuration word is sampled from the internal default.  $\overline{HC}$  will be “1” if the internal flash is erased. [Table 7-4](#) summarizes the reset configuration options.



**Table 7-4 Reset Configuration Options**

RSTCONF	Has Configuration (HC)	Internal Configuration Word
0	x	DATA[0:31] pins
1	0	NVM flash EEPROM register (UC3FCFIG)
1	1	Internal data word default (0x0000 0000)

If the PRDS control bit in the PDMCR register is set and  $\overline{HRESET}$  and  $\overline{RSTCONF}$  are asserted, the MPC565 / MPC566 pulls the data bus low with a weak resistor. The user can overwrite this default by driving the appropriate bit high. See [Figure 7-1](#) for the basic reset configuration scheme.




**Figure 7-1 Reset Configuration Basic Scheme**

During the assertion of the  $\overline{\text{PORESET}}$  input signal, the chip assumes the default reset configuration. This assumed configuration changes if the input signal  $\overline{\text{RSTCONF}}$  is asserted when the  $\overline{\text{PORESET}}$  is negated or the CLKOUT starts to oscillate. To ensure that stable data is sampled, the hardware configuration is sampled every eight clock cycles on the rising edge of CLKOUT with a double buffer. The setup time required for the data bus is approximately 15 cycles, and the maximum rise time of  $\overline{\text{HRESET}}$  should be less than six clock cycles. In systems where an external reset configuration word and the TEXP output function are both required,  $\overline{\text{RSTCONF}}$  should be asserted until  $\overline{\text{SRESET}}$  is negated.




Figure 7-2 to Figure 7-5 provide sample reset configuration timings.




**Figure 7-2 Reset Configuration Sampling Scheme  
For “Short”  $\overline{\text{PORESET}}$  Assertion, Limp Mode Disabled**






**Figure 7-3 Reset Configuration Timing for “Short” PORESET Assertion, Limp Mode Enabled**



**Figure 7-4 Reset Configuration Timing for “Long” PORESET Assertion, Limp Mode Disabled**



MOTOROLA  
7-10

## 7.5.2 Hard Reset Configuration Word

Following is the hard reset configuration word that is sampled from the internal data bus, data\_sgpiod(0:31) on the negation of HRESET. The reset configuration word is not a register in the memory map. Most of the bits in the configuration are located in registers in the SIU. The user should refer to [Table 7-5](#) for a detailed description of each control bit.



### RCW— Reset Configuration Word

MSB															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
EARB	IP	BDRV	BDIS	BPS[0:1]		Reserved			DBGC[0:1]		DBPC	ATWC	EBDF[0:1]		Re-served
Reset															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
															LSB
16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
PRPM	SC		ETRE	FLEN	EN COMP <sup>1</sup>	EXC COMP <sup>1</sup>	Re-served	OERC		RESERVED		ISB			DME
Reset															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### NOTES:

1. Available only on the MPC566.

**Table 7-5 RCW Bit Descriptions**



Bit(s)	Name	Description
0	EARB	External Arbitration — Refer to <a href="#">9.5.6 Arbitration Phase</a> for a detailed description of Bus arbitration. The default value is that internal arbitration hardware is used. 0 = Internal arbitration is performed 1 = External arbitration is assumed
1	IP	Initial Interrupt Prefix — This bit defines the initial value of the MSR <sub>IP</sub> immediately after reset. The MSR <sub>IP</sub> bit defines the Interrupt Table location. If IP is zero then the MSR <sub>IP</sub> initial value is zero. If the IP is one, then the MSR <sub>IP</sub> initial value is one. Default value is zero. See <a href="#">Table 3-12</a> for more information. 0 = MSR[IP] = 0 after reset 1 = MSR[IP] = 1 after reset
2	BDRV	Bus Pins Drive Strength — This bit determines the bus pins (address, data and control) driving capability to be either full or reduced drive. The bus default drive strength is full; Upon default, it also effects the CLKOUT drive strength to be full. See <a href="#">Table 6-7</a> for more information. BDRV controls the default state of COM[1] in the SIUMCR. 0 = Full drive 1 = Reduced drive
3	BDIS	Boot Disable — If the BDIS bit is set, then memory controller is not activated after reset. If it is cleared then the memory controller bank 0 is active immediately after reset such that it matches any addresses. If a write to the OR0 register occurs after reset this bit definition is ignored. The default value is that the memory controller is enabled to control the boot with the $\overline{CS0}$ pin. See <a href="#">10.4 Global (Boot) Chip-Select Operation</a> for more information. 0 = Memory controller bank 0 is active and matches all addresses immediately after reset 1 = Memory controller is not activated after reset.
4:5	BPS	Boot Port Size — This field defines the port size of the boot device on reset (BR0[PS]). If a write to the OR0 register occurs after reset this field definition is ignored. See <a href="#">Table 10-3</a> and <a href="#">Table 10-7</a> for more information. 00 = 32-bit port (default) 01 = 8-bit port 10 = 16-bit port 11 = Reserved
6:8	—	Reserved. This bit must not be high in the reset configuration word.
9:10	DBGC[0:1]	Debug Pins Configuration — See <a href="#">6.14.1.1 SIU Module Configuration Register (SIUMCR)</a> for this field definition. The default value is that these pins function as: VFLS[0:1], $\overline{BI}$ , $\overline{BR}$ , $\overline{BG}$ and $\overline{BB}$ . See <a href="#">Table 6-8</a> .
11	DBPC	Debug Port Pins Configuration — The default value is that these pins function as the debug port pins for development support. See <a href="#">Table 6-9</a> .
12	ATWC	Address Type Write Enable Configuration — The default value is that these pins function as $\overline{WE}$ pins. 0 = $\overline{WE}[0:3]/\overline{BE}[0:3]/AT[0:3]$ functions as $\overline{WE}[0:3]/\overline{BE}[0:3]$ 1 = $\overline{WE}[0:3]/\overline{BE}[0:3]/AT[0:3]$ functions as AT[0:3] See <a href="#">Table 6-7</a> .
13:14	EBDF	External Bus Division Factor — This field defines the initial value of the external bus frequency. The default value is that CLKOUT frequency is equal to that of the internal clock (no division). See <a href="#">Table 8-9</a> .
15	—	Reserved. This bit must not be high in the reset configuration word.
16	PRPM	Peripheral Mode Enable — This bit determines if the chip is in peripheral mode. A detailed description is in <a href="#">Table 6-14</a> The default value is no peripheral mode enabled.
17:18	SC	Single Chip Select — This field defines the mode of the MPC565 / MPC566. 00 = Extended chip, 32 bits data 01 = Extended chip, 16 bits data 10 = Single chip and show cycles (address) 11 = Single chip See <a href="#">Table 6-11</a> .

**Table 7-5 RCW Bit Descriptions (Continued)**



Bit(s)	Name	Description
19	ETRE	Exception Table Relocation Enable — This field defines whether the Exception Table Relocation feature in the BBC is enabled or disabled; The default state for this field is disabled. For more details, see <a href="#">Table 4-4</a> .
20	FLEN	Flash Enable — This field determines whether the on-chip flash memory is enabled or disabled out of reset. The default state is disabled, which means that by default, the boot is from external memory. Refer to <a href="#">Table 6-13</a> for more details. 0 = Flash disabled — boot is from external memory 1 = Flash enabled
21	EN_COMP <sup>1</sup>	Enable Compression — This bit enables the operation of the MPC565 / MPC566 with compressed code. The default state is disabled. See <a href="#">Table 4-4</a> .
22	EXC_COMP <sup>1</sup>	Exception Compression — This bit determines the operation of the MPC565 / MPC566 with exceptions. If this bit is set, then the MPC565 / MPC566 assumes that ALL the exception routines are in compressed code. The default indicates the exceptions are all non-compressed. See <a href="#">Table 4-4</a> .
23	—	Reserved. This bit must not be high in the reset configuration word.
24:25	OERC	Other Exceptions Relocation Control — These bits effect only if ETRE was enabled. Relocation offset: 00 = Offset 0 01 = Offset 64 KB 10 = Offset 512 KB 11 = Offset to 0x003 FE000 (SRAM start address) See <a href="#">Table 4-2</a> .
26:27	—	Reserved
28:30	ISB	Internal Space Base Select — This field defines the initial value of the ISB field in the IMMR register. A detailed description is in <a href="#">Table 6-13</a> . The default state is that the internal memory map is mapped to start at address 0x0000_0000 hex. This bit must not be high in the reset configuration word.
31	DME	Dual Mapping Enable — This bit determines whether Dual mapping of the internal flash is enabled. For a detailed description refer to <a href="#">Table 10-9</a> . The default state is that dual mapping is disabled. 0 = Dual mapping disabled 1 = Dual mapping enabled

NOTES:

1. Available only on the MPC566.

### 7.5.3 Soft Reset Configuration

When a soft reset event occurs, the MPC565 / MPC566 reconfigures the development port. Refer to [SECTION 22 DEVELOPMENT SUPPORT](#) for details.

