



INDEX

—A—

AACK 2-12, 5-13, 5-21, 5-51, 5-52
ACKEN 5-45, 5-51
Acknowledge enable 5-45, 5-51
ADDR 2-10, 5-13, 5-20
Address
 acknowledge signal. See AACK
 bus. See also ADDR
 phase 5-20
 retry. See ARETRY
 type. See AT
 wrapping 5-24
ADR field (in ICADR) 4-5
ALE 8-57
ALEE 8-58
Alternate functions of chip-select pins 5-37
ALU—BFU 3-6
Arbitration phase 5-20
ARETRY 2-13, 5-14, 5-21, 5-28, 5-35
Asynchronous
 interface 5-56, 5-62
 with latch enable 5-63
 OE 5-56, 5-63
AT 2-13, 5-13, 5-15, 5-20

—B—

BA 5-41, 5-47
Back trace 8-8
Base address 5-47
 of I-bus memory block. See IMEMBASE
 of L-bus memory block. See LMEMBASE
 registers, chip select 5-41
BB 2-9, 5-14, 5-20
BDIP 2-15, 5-5, 5-14, 5-21, 5-23, 5-55, 5-66
BE 2-11, 5-13, 5-15, 5-20, 5-28, 5-46
 and chip selects 5-53
BE bit 3-19
BG 2-8, 5-14, 5-20
BI 2-12, 5-14, 5-23
Block size 5-45, 5-47
BMCR 5-11
BME 5-11, 5-94, 5-95
BMLK 5-94, 5-95
BMT 5-94, 5-95
Boundary scan
 cells 9-1
 descriptor language 9-9
 register 9-1
BPU 3-5
BR 2-8, 5-14, 5-20

Branch
 prediction 3-5
 processing unit 3-5
 trace enable 3-19
Breakpoint counter A value and control register 8-55
Breakpoint counter B value and control register 8-55
Breakpoints 8-11
BRKNOMSK 8-54
BSC 9-1
BSDL 9-9
BSIZE 5-45, 5-47
BSR 9-1
Buffers, I/O 2-2
BURST 2-10, 5-13, 5-20
Burst
 cycles 5-22
 data in progress. See BDIP
 inhibit
 cycles 5-23
 See also BI
 interface 5-66
 transfers 5-68
 type 1 5-56
 type 2 5-57
Burstable device 5-55
Bus busy. See BB
Bus cycle
 address phase 5-20
 arbitration phase 5-20
 data phase 5-21
Bus grant. See BG
Bus monitor 5-93
 and debug mode 5-11
 enable bit (BME) 5-11, 5-94, 5-95
 lock 5-94, 5-95
 timing 5-94, 5-95
Bus request. See BR
BYPASS 9-5
BYTE 5-46, 5-53
Byte enables. See BE
BYTES field 3-16

—C—

C bit 3-12
CA bit 3-16
Cache inhibit 5-45, 5-51
Cancel reservation. See CR
Carry 3-16
CCER 4-4
CE 5-36



CGBMSK 8-52
Charge pump 5-75
CHBMSK 8-52
Checkstop reset 5-29, 5-50, 5-96
 enable 5-5
Checkstop state
 and debug mode 8-37
Chip enable. See CE
Chip selects 5-35
 address map 5-40
 base address registers 5-41
 block diagram 5-36
 multi-level protection 5-48
 of system boot memory. See CSBOOT
 option registers 5-41
 regions 5-46
 reset operation 5-69
 See also CS
CHSTP bit 8-57
CHSTPE 8-58
CI 5-45, 5-51
CLAMP 9-6
CLKOUT 2-19, 5-15, 5-70, 5-72
 frequency control 5-76
Clock
 mode
 development port 8-26
 signal. See MODCLK
 module 5-70
CMD field 4-4
CMPA—CMPD 8-48
CMPE—CMPF 8-48
CMPG—CMPH 8-49
CNTC 8-55
CNTV 8-55
Comparator
 A—D value registers 8-48
 E—F value registers 8-48
 G—H value registers 8-49
Compare
 instructions 3-15
 size 8-52
 type 8-15, 8-50, 8-52
Condition register 3-13, 3-15
Configuration word, reset 5-102
Control register block 5-10
Count register 3-17
COUNTA 8-55
COUNTB 8-55
CPU exception encoding 8-34
CR 3-5, 3-13, 3-17
 and compare instructions 3-15
CR 2-9, 5-14, 5-35
CR bit 5-96
CR0 field 3-14
CR1 field 3-15
Cross-bus accesses 5-11
CRWE 8-52
CRWF 8-52
Crystal oscillator 5-74
CS 2-19, 5-37
CSBAR 5-41
CSBOOT 2-19, 5-37
 base address 5-69
 sub-blocks 5-49
CSBTBAR 5-41
CSBTOE 5-37
CSBTOR 5-41
CSBTSBBAR 5-41
CSG 8-52
CSH 8-52
CSOR 5-41
CSR 5-5
CT 2-14, 5-13, 5-20, 5-29
CTA 8-50
CTB 8-50
CTC 8-50
CTD 8-50
CTE 8-52
CTF 8-52
CTG 8-52
CTH 8-52
CTR 3-5
Cycle types. See CT

-D-

D0 7-4
DAE/source instruction service register 3-20
DAR 3-20
DAT field (in ICSDAT) 4-5
DATA 2-14, 5-14, 5-21
Data
 address register 3-20
 bus 2-14
 configuration mode 5-102
 reset configuration word 5-41, 5-102
 phase 5-21
 space only 5-45, 7-4
 space protection 5-50
 strobe. See DS
DCE 5-84, 5-86
DDRI 5-111
DDRJ 5-111
DDRK 5-111
DDRL 5-111
DDRM 5-107
Debug enable register 8-57
Debug mode 5-29, 5-50, 8-35
 and reset 5-101
 checkstop state 8-37
 enabling 8-35
 entering 8-36
 exiting 8-37
 program trace 8-6
Debug register lock 5-6
DEC 3-21
DECE 8-57
DECEE 8-58
Decomposed cycles 5-24
Decrementer 5-83



- and freeze assertion 5-12
- clock enable 5-84, 5-86
- register 3-21
- DER 8-57
- Development
 - serial clock. See DSCK
 - serial data in. See DSDI
 - serial data out. See DSDI
- Development port 8-22
 - clock mode selection 8-26
 - input transmissions 8-30, 8-31
 - ready bit 8-34
 - registers 8-25
 - serial data out 8-31
 - shift register 8-25
 - signals 8-23
 - transmission sequence 8-38
 - transmissions 8-30
 - trap enable selection 8-50
- Development serial clock 8-23
- Development serial data in 8-24
- Development serial data out 8-24
- Development support 8-1
 - I-bus support 8-16
 - L-bus support 8-17
 - registers 8-44
- DIS 7-4
- DIW0EN 8-50
- DIW1EN 8-50
- DIW2EN 8-50
- DIW3EN 8-50
- DLK 5-6
- DLW0EN 8-54
- DLW1EN 8-54
- Doze mode 5-81
- DPI 8-57
- DPIR/DPDR input transmissions 8-31
- DS 2-16, 5-14, 5-22
- DSCK 2-17, 5-101, 8-23
- DSDI 2-17, 5-101, 5-102, 8-24
- DSDO 2-17, 5-72, 8-24
- DSE 8-57
- DSEE 8-58
- DSISR 3-20
- DSP 5-45
- DSPACE 5-50

–E–

- EA 3-31
- Early overlapping of accesses 5-57
- EBI 5-12
- EBRK 8-57
- ECR 8-56
- ECROUT 2-20, 5-72
- EE bit 3-19, 3-24
- Effective address 3-31
- EID 3-24
- EIE 3-24
- ELE bit 3-19
- Enabled active interrupt requests register. See IRQAND

- Enabling debug mode 8-35
- Engineering clock reference. See ECROUT
- Entering debug mode 8-36
- EP bit 3-19
- Exception cause register 8-56
- Exception prefix 3-19, 5-41, 5-48
- Exceptions 3-32
 - classes 3-32
 - little endian mode 3-19
 - ordered 3-32
 - precise 3-33
 - unordered 3-32
 - vector table 3-33, 3-34
- Execution units 3-4
- Exiting debug mode 8-37
- EXTAL 2-20, 5-72
- External
 - bus interface. See EBI
 - crystal connections. See EXTAL, XTAL
 - filter capacitor connections. See XFCN, XFCP
 - interrupt 6-7
 - disable 3-24
 - enable 3-19, 3-24
 - memory cache hit 5-30
 - reset 5-96, 5-97
- EXTEST 9-4
- EXTI 8-57
- EXTIE 8-58

–F–

- FE bits 3-19, 3-20
- FE flag 3-12
- Fetch serialized 8-1
- FEX bit 3-12
- FG bit 3-12
- FI bit 3-12
- FL bit 3-12
- Floating-point
 - available 3-19
 - condition code 3-12
 - enabled exception summary 3-12
 - equal or zero 3-12
 - exception mode 3-19, 3-20
 - exception summary 3-12
 - fraction inexact 3-12
 - fraction rounded 3-12
 - greater than or positive 3-12
 - inexact exception 3-12
 - enable 3-13
 - invalid operation exception
 - enable 3-13
 - for x*0 3-12
 - for x/x 3-12
 - for x-x 3-12
 - for 0/0 3-12
 - for invalid compare 3-12
 - for invalid integer convert 3-13
 - for invalid square root 3-13
 - for SNaN 3-12
 - for software request 3-13



- summary 3-12
- less than or negative 3-12
- overflow exception 3-12
 - enable 3-13
- registers 3-10
- result class descriptor 3-12
- result flags 3-12
- rounding control 3-13
- status and control register 3-11
- underflow exception 3-12
- unit 3-5, 3-6
- unordered or NaN 3-12
- zero divide exception 3-12
 - enable 3-13
- FP bit 3-19
- FPASE 8-57
- FPASEE 8-59
- FPCC bit 3-12
- FPRF field 3-12
- FPRs 3-10
- FPSCR 3-11
- FPU 3-5, 3-6
- FPUVE 8-57
- FPUVEE 8-58
- FR 3-12
- Freeze 8-37
 - and time base, decremter 5-83
- Frequency control 5-76
- FU bit 3-12
- FX bit 3-12

-G-

General

- purpose I/O 5-105
- purpose registers (GPRs) 3-10
- SPRs 3-22

-H-

History buffer flush status pins 8-6

Hold off data 5-55

-I-

I/O, general-purpose 5-105

IBRK 8-57

I-bus 5-7

- memory enable 5-7
- support 8-16
 - control register 8-49
- watchpoint programming 8-50

I-cache. See Instruction cache

ICADR 3-24, 4-4, 4-8

icbi 4-6

ICCST 3-24, 4-3

ICDAT 3-24, 4-9

ICSDAT 4-5

ICTRL 8-49

IDCODE 9-8

IEEE 1149.1-1990 standard. See JTAG

IEN 5-7

IEN bit 4-4

Ignore first match 8-50

IIFM 8-50

IMEMBASE 5-7, 5-10

IMUL-IDIV 3-5

Instruction

- fetch
 - show cycle control 8-1
 - show cycles 8-4
- pipeline 3-34
- queue status pins 8-5
- sequencer 3-2
- set summary 3-27
- timing 3-34

Instruction cache 4-1

- address register 3-24, 4-4, 4-8
- block invalidate 4-6
- command field 4-4
- commands 4-6
- control and status register 3-24, 4-3
- data port 3-24
- data register 4-5, 4-9
- disable 4-8
- enable 4-8
 - status bit 4-4
- error types 4-4
- hit 4-5
- inhibit 4-8
- invalidate all 4-7
- load and lock 4-7
- miss 4-5
- operation 4-5
- reading 4-8
- unlock all 4-7
- unlock line 4-7

Instruction fetch

- visibility signals. See VF

Integer exception register 3-16

Integer unit 3-5

Interface type. See ITYPE

Internal

- default mode 5-102
- memory mapping 5-10
- reset flow 5-100

Interrupt

- controller 6-5
- enable register. See IRQENABLE
- external 6-7
 - See also IRQ
- multiplexing 6-7
- PIT 6-7
- request levels 6-7, 6-11
 - register. See PITQIL
- request multiplexer control 6-3
- sources 6-7

Invalidate all 4-7

IP 5-41, 5-48

IRQ 2-22, 6-11

IRQAND 6-9



IRQENABLE 6-9, 6-10
IRQMUX 6-3, 6-8
IRQPEND 6-9
ISCTL 5-31, 8-1
ISE 8-57
ISEE 8-58
ITYPE 5-46, 5-54, 5-56
IU 3-5
IW 8-50

—J—

Joint test action group. See JTAG
JTAG 9-1
 instruction register 9-3
 non-IEEE 1149.1-1990 operation 9-9
 reset 5-96
 signals 9-1, 9-2

—L—

LAST 5-5, 5-23, 5-55, 5-57, 5-66
LBRK 8-57
L-bus 5-7
 IMB2 interface 5-7
 memory 5-30
 enable 5-7
 show cycles 5-6
 to l-bus cross bus access enable 5-7
L-bus support 8-17
 control register 1 8-51
 control register 2 8-53
LCK 7-4
LCTRL1 8-51
LCTRL2 8-53
LE bit 3-19
LEN 5-7
LIMB 5-7
Link register 3-16
Little endian mode 3-19
LIX 5-7, 5-11
LMEMBASE 5-7, 5-9, 7-1
Load and lock 4-7
Load/store unit 3-5, 3-6
Lock bits and freeze assertion 5-12
Lock, PLL 5-96
 status 5-84
LOK 5-6, 5-39
LOL 5-96
LOLRE 5-78, 5-84, 5-86
LOO 5-84, 5-88, 5-96
Loop filter 5-75
LOORE 5-85, 5-86
Loss of oscillator 5-96
 reset enable 5-85, 5-86
 status 5-88
Loss of PLL lock 5-96
 reset enable 5-78, 5-84, 5-86
Low-power mode 5-80
 lock 5-88
 mask 5-86

 select bits 5-86
LPM 5-80, 5-86
LPML 5-80, 5-82, 5-88
LPMM 5-81, 5-86
LR 3-5, 3-16
LSHOW 5-6
LST 5-5, 5-23
LSU 3-5, 3-6
LW0EN 8-53
LW0IA 8-53
LW0IADC 8-53
LW0LA 8-53
LW0LADC 8-53
LW0LD 8-53
LW0LDDC 8-53
LW1EN 8-53
LW1IA 8-53
LW1IADC 8-54
LW1LA 8-54
LW1LADC 8-54
LW1LD 8-54
LW1LDDC 8-54
lwarx 5-32

—M—

Machine
 check enable 3-19
 check exception 5-29, 5-50
 state register 3-18
 status save/restore register 0 3-22
 status save/restore register 1 3-22
MASK 5-27
MASKNUM 5-6
MCE 8-57
MCEE 8-58
ME bit 3-19
MEMMAP 5-6, 5-9, 5-10
Memory
 block mapping 5-9
 mapping register. See MEMMAP
 regions 5-46
Memory regions 5-46
MF 5-76, 5-77, 5-86
 lock bit 5-78, 5-88
MFD 5-76
MODCLK 2-20, 5-72
Module select logic 5-7
MPL 5-78, 5-82, 5-88
MSR 3-18
Multi-level protection 5-48
Multiplication factor 5-76, 5-77, 5-86
 divider 5-76

—N—

NI bit 3-13
Non-IEEE 1149.1-1990 operation 9-9
Non-IEEE floating-point operation 3-13
Non-recoverable interrupt 3-24
Non-speculative



base address register. See SPECADDR
mask register. See SPECMASK
NRI 3-24
Null output encoding 8-34

—O—

OE 5-36, 5-56
OE bit 3-13
One-to-one mode 5-79
Ordered exceptions 3-32
Oscillator 5-74
 loss of 5-88, 5-96
Output enable. See OE
OV (overflow) bit 3-16
Overlapped accesses 5-55, 5-57
OX bit 3-12

—P—

PA 2-21
PAPAR 5-109
PARTNUM 5-6
PB 2-21
PBPAPAR 5-109
PCFS 5-90, 5-93
PCON 5-37, 5-46, 5-53
PCU
 address map 6-2
 block diagram 6-1
 module configuration register. See PCUMCR
PCUMCR 6-2
PDWU 2-20, 5-72, 5-82
Pending interrupt request register. See IRQPEND
Periodic interrupt
 enable bit 5-12
 timer. See PIT
Phase detector 5-75
Phase-locked loop. See PLL
PI 2-22
PIE 5-12, 5-89, 5-92, 5-93
Pin
 characteristics 2-2
 configuration field. See PCON
 connections 1-3
PIPAR 5-111
Pipelined accesses 5-18, 5-55, 5-58
 to different regions 5-60
 to the same region 5-59
PIT 5-89, 5-93
 and freeze 5-12
 and port Q interrupt levels register. See PITQIL
 clock frequency select 5-90, 5-93
 count 5-93
 enable 5-89, 5-92, 5-93
 interrupt enable 5-89, 5-92, 5-93
 interrupt request level 5-92
 interrupts 6-7
 status 5-89, 5-92, 5-93
 time-out period 5-91
PITC 5-89, 5-93

PITIRQL 5-92
PITQIL 6-9, 6-10
PJ 2-22
PJPAR 5-111
PK 2-22
PKPAR 5-111
PL 2-22
PLL 5-74
 lock signal. See PLLL
 lock status 5-78, 5-80, 5-84, 5-88
 sticky bit 5-84, 5-88
 loss of lock 5-96
 test mode enable 5-88
 test mode select 5-88
PLLL 2-20, 5-72
PLPAR 5-111
PM 2-22
PMPAR 5-108
Port
 16-bit ports 5-27
 replacement unit mode 5-106, 5-113
 size bit 5-46, 5-52
Port M 5-107
 data direction register 5-107
 data register 5-107
 discrete I/O signals. See PM
 pin assignment register 5-108
Port Q
 discrete I/O signals. See PQ
 edge detect status 6-11
 edge detect/data register 6-11
 edge fields 6-12, 6-13
 pin assignment register 6-11, 6-12
Ports A and B 5-108
 data registers 5-109
 discrete output signals. See PA, PB
 pin assignment register 5-109
Ports I, J, K, and L 5-110
 data direction registers 5-111
 data registers 5-110
 discrete I/O signals. See PI, PJ, PK, PL
 pin assignment registers 5-111
Power-down wakeup. See PDWU
Power-on reset 5-104
PQ 2-23, 6-11
PQE 6-11
PQEDGDAT 6-11
PQEDGE 6-12, 6-13
QQPA 6-13
QQPAR 6-11, 6-12
PR bit 3-7, 3-19
PRE 8-57
Precise exceptions 3-33
PREE 8-58
Privilege level 3-7, 3-19
Processor version register 3-23
Program
 flow tracking 8-1
 status pins 8-5
 trace



back 8-8
in debug mode 8-6
window 8-8
PRU mode 5-106, 5-113
PS 5-46, 5-52, 5-89, 5-92, 5-93
PTE 5-89, 5-92, 5-93
PVR 3-23

–Q–

Qualified bus grant 5-20

–R–

R0 7-4
RE bit 3-19, 3-24
Read cycle 5-15
Read only, SRAM 7-4
Ready bit, development port 8-34
Recoverable exception 3-19, 3-24
Reduced frequency divider 5-74, 5-76, 5-79, 5-87
 lock bit 5-88
REGION 5-46, 5-54
Register lock 5-6
Registers 3-24
 CMPA–CMPD 8-48
 CMPE–CMPF 8-48
 CMPG–CMPH 8-49
 COUNTA 8-55
 COUNTB 8-55
 DER 8-57
 development port 8-25
 development support 8-44
 development support shift register 8-25
 ECR 8-56
 ICTRL 8-49
 LCTRL1 8-51
 LCTRL2 8-53
 supervisor level 3-18
 TECR 8-26
 user level 3-10
Reservation start 5-30
RESET 2-21, 5-15, 5-96, 5-97
Reset 5-95
 and chip selects 5-69
 clock 5-84
 configuration 5-101
 word 5-102
 flow 5-96
 power-on 5-104
 sources 5-95
 status register. See RSR
RESET bit 5-96
RESETOUT 2-21, 5-15, 5-98, 5-100
RFD 5-74, 5-76, 5-79, 5-87
RFDL 5-80, 5-82, 5-88
RN field 3-13
RSR 5-95

–S–

S0 7-4
SAMPLE/PRELOAD 9-6
SBLK 5-45, 5-48
SCCR 5-85
SCLSR 5-87
SE bit 3-19
SEE 8-57
Sequencer, instruction 3-2
Sequencing error encoding 8-33
Serialization
 fetch 8-1
Show cycles 5-31, 8-4
Signals 1-3, 2-1
Simplified mnemonics 3-31
Single-chip mode 5-80
Single-step trace enable 3-19
SIU
 address map 5-2
 block diagram 5-1
 module configuration register 5-4
 module configuration register. See SIUMCR
SIUFRZ 5-5, 5-12, 5-83
SIUMCR 5-4
SIW0EN 8-50
SIW1EN 8-50
SIW2EN 8-50
SIW3EN 8-50
Sleep mode 5-81
SLW0EN 8-54
SLW1EN 8-54
SO bit 3-16
Software monitor support 8-43
Software trap enable selection 8-50
Software watchdog 6-3
 control register/timing count 6-4
 enable 6-4, 6-5
 lock 6-4, 6-5
 register 6-5
 service register 6-4
 time-out 5-96
 timing count 6-4, 6-5
SPECADDR 5-26
Special-purpose registers, general 3-22
SPECMASK 5-26
Speculative loads, preventing 5-25
SPLS 5-78, 5-80, 5-84, 5-88
SPLSS 5-84, 5-88
SPRG0–SPRG3 3-22
SPRGs 3-22
SPRs, general 3-22
SRAM 7-1
 data space only 7-4
 disabling 7-4
 locking 7-4
 placement in memory map 7-1
 read only 7-4
 registers 7-3
 supervisor space only 7-4



- two-cycle mode 7-4
- SRAMMCR 7-3
- SRR0 3-22
- SRR1 3-22
- Static RAM. See SRAM
- STME 5-88
- STMS 5-88
- STOP 6-3
- Storage reservation support 5-32
- stwcx. 5-32
- Sub-block 5-45, 5-48
 - option register 5-49
- Summary overflow 3-16
- SUP 5-5
- SUPER 5-50
- Supervisor mode 3-18
 - and chip selects 5-45, 5-50
 - and PCU registers 6-3
 - and SIU registers 5-5
 - and SRAM 7-4
- SUPV 5-45, 6-3
- SUSG 8-52
- SUSH 8-52
- SW 5-96
- SWCR 6-4
- SWE 6-4, 6-5
- SWLK 6-4, 6-5
- SWR 6-5
- SWSR 6-4
- SWTC 6-4, 6-5
- Synchronous
 - burst interface 5-66
 - interface 5-63, 5-64
 - OE 5-56
 - region 5-56
- SYSE 8-57
- SYSEE 8-59
- System clock 5-70
 - lock bits 5-82
 - sources 5-73
 - See also CLKOUT
- System protection 5-88

-T-

- TA 2-15, 5-14, 5-21, 5-51
 - delay 5-46, 5-51
- TADLY 5-46, 5-51
- TAP controller 9-3
- TB 3-17
- TBL 3-18, 3-21
- TBU 3-18, 3-21
- TCK 9-3
- TDI 9-3
- TDO 9-3
- TEA 2-16, 5-14, 5-21, 5-29, 5-93
 - cycles 5-29
- TECR 8-26
- Test
 - access port controller. See TAP controller
 - clock 9-3

- data input 9-3
- data output 9-3
- mode select 9-3
- reset 9-3
- Time base 3-17, 5-83
- Time-out period, PIT 5-91
- Timing, instruction 3-34
- TMS 9-3
- TMSCAN 9-8
- TR 8-57
- Trace 8-8
 - window 8-8
- Transfer acknowledge. See TA
- Transfer error acknowledge. See TEA
- Transfer start. See TS
- Trap enable
 - control register 8-26
 - input transmissions 8-30
 - programming 8-20
- TRE 8-59
- TRST 9-3
- TS 2-11, 5-13, 5-20
- Two-cycle mode, SRAM 7-4

-U-

- UIA register set 3-10
- Unimplemented internal memory accesses 5-10
- Unlock all 4-7
- Unlock line 4-7
- Unordered exceptions 3-32
- User level registers 3-10
- UX bit 3-12

-V-

- Valid data encoding 8-32
- VCO 5-76
- V_{DDI} 5-72
- VDDKAP1 5-72, 5-73
- V_{DDSN} 5-72
- VE bit 3-13
- Vector table, exception 3-34
- VF 2-18, 8-5
- VFLS 2-18, 8-6
- V_{SSN} 5-72
- VSYNC 5-30, 8-10
- VX bit 3-12
- VXCVI bit 3-13
- VXIDI 3-12
- VXIMZ bit 3-12
- VXISI 3-12
- VXSNAN 3-12
- VXSOFT bit 3-13
- VXSQRT bit 3-13
- VXVC bit 3-12
- VXZDZ bit 3-12

-W-

- Wake-up request 5-82, 5-88



Watchpoint signals. See WP
Watchpoints 8-11
WE 5-36
Window trace 8-8
WP 2-18, 5-45, 5-51
WR 2-10, 5-13, 5-20
Write cycle 5-17
Write enable. See WE
Write protection 5-45, 5-51
Write/read signal. See WR
WUR 5-82, 5-88

-X-

XE bit 3-13
XER 3-16
XFCN 2-20, 5-72
XFCP 2-20, 5-72
XTAL 2-20, 5-72
XX bit 3-12

-Z-

ZE bit 3-13
ZX bit 3-12

