



SECTION 3

CENTRAL PROCESSING UNIT

The PowerPC-based RISC processor (RCPU) used in the MPC509 integrates four execution units: an integer unit (IU), a load/store unit (LSU), a branch processing unit (BPU), and a floating-point unit (FPU). The use of simple instructions with rapid execution times yields high efficiency and throughput for MPC509-based systems.

Most integer instructions execute in one clock cycle. The FPU includes single- and double-precision multiply-add instructions. Instructions can complete out of order for increased performance; however, the processor makes execution appear sequential.

This section provides an overview of the RCPU. For a more detailed description, see the [*RCPU Reference Manual*](#) (RCPURM/AD).

3.1 RCPU Features

- High-performance microprocessor
 - Single clock-cycle execution for many instructions
- Four independent execution units and two register files
 - Independent LSU for load and store operations
 - BPU featuring static branch prediction
 - A 32-bit IU
 - Fully IEEE 754-compliant FPU for both single- and double-precision operations
 - Thirty-two general-purpose registers (GPRs) for integer operands
 - Thirty-two floating-point registers (FPRs) for single- or double-precision operands
- Facilities for enhanced system performance
 - Programmable big- and little-endian byte ordering
 - Atomic memory references
- In-system testability and debugging features through boundary-scan capability
- High instruction and data throughput
 - Condition register (CR) look-ahead operations performed by BPU
 - Branch-folding capability during execution (zero-cycle branch execution time)
 - Programmable static branch prediction on unresolved conditional branches
 - A prefetch queue that can hold up to four instructions, providing look-ahead capability
 - Interlocked pipelines with feed-forwarding that control data dependencies in hardware
 - 4-Kbyte instruction cache: two-way set-associative, LRU replacement algorithm

3.2 RCPU Block Diagram

Figure 3-1 is a block diagram of the RCPU.




Figure 3-1 RCPU Block Diagram

3.3 Instruction Sequencer

The instruction sequencer (see [Figure 3-2](#)) provides centralized control over data flow between execution units and register files. The sequencer implements the basic

instruction pipeline, fetches instructions from the memory system, issues them to available execution units, and maintains a state history so it can back the machine up in the event of an exception.



The sequencer fetches the instructions from the instruction cache into the instruction pre-fetch queue. The BPU extracts branch instructions from the pre-fetch queue and uses static branch prediction on unresolved conditional branches to allow the instruction unit to fetch instructions from a predicted target instruction stream while a conditional branch is evaluated. The BPU folds out branch instructions for unconditional branches or conditional branches unaffected by instructions in the execution stage.

Instructions issued beyond a predicted branch do not complete execution until the branch is resolved, preserving the programming model of sequential execution. If branch prediction is incorrect, the instruction unit flushes all predicted path instructions, and instructions are issued from the correct path.




Figure 3-2 Sequencer Data Path

3.4 Independent Execution Units

The PowerPC architecture supports independent floating-point, integer, load-store, and branch processing execution units, making it possible to implement advanced features such as look-ahead operations. For example, since branch instructions do not depend on GPRs or FPRs, branches can often be resolved early, eliminating stalls caused by taken branches.



Table 3-1 summarizes the RCPU execution units.



Table 3-1 RCPU Execution Units

Unit	Description
Branch processing unit (BPU)	Includes the implementation of all branch instructions.
Load/store unit (LSU)	Includes implementation of all load and store instructions, whether defined as part of the integer processor or the floating-point processor.
Integer unit (IU)	<p>Includes implementation of all integer instructions except load-store instructions. This module includes the GPRs (including GPR history and scoreboard) and the following subunits:</p> <p>The IMUL-IDIV includes the implementation of the integer multiply and divide instructions.</p> <p>The ALU-BFU includes implementation of all integer logic, add and subtract instructions, and bit field instructions.</p>
Floating-point unit (FPU)	Includes the FPRs (including FPR history and scoreboard) and the implementation of all floating-point instructions except load and store floating-point instructions.

The following sections describe the execution units in greater detail.

3.4.1 Branch Processing Unit (BPU)

The BPU, located within the instruction sequencer, performs condition register look-ahead operations on conditional branches. The BPU looks through the instruction queue for a conditional branch instruction and attempts to resolve it early, achieving the effect of a zero-cycle branch in many cases.

The BPU uses a bit in the instruction encoding to predict the direction of the conditional branch. Therefore, when an unresolved conditional branch instruction is encountered, the processor prefetches instructions from the predicted target stream until the conditional branch is resolved.

The BPU contains an adder to compute branch target addresses and three special-purpose, user-accessible registers: the link register (LR), the count register (CTR), and the condition register (CR). The BPU calculates the return pointer for subroutine calls and saves it into the LR. The LR also contains the branch target address for the branch conditional to link register (**bclrx**) instruction. The CTR contains the branch target address for the branch conditional to count register (**bcctrx**) instruction. The contents of the LR and CTR can be copied to or from any GPR. Because the BPU uses dedicated registers rather than general-purpose or floating-point registers, execution of branch instructions is independent from execution of integer and floating-point instructions.

3.4.2 Integer Unit (IU)

The IU executes all integer processor instructions, except the integer storage access instructions, which are implemented by the load/store unit. The IU contains the following subunits:

- The IMUL-IDIV unit includes the implementation of the integer multiply and divide instructions.

- The ALU-BFU unit includes the implementation of all integer logic, add and subtract, and bit field instructions.

The IU also includes the integer exception register (XER) and the general-purpose register file.



IMUL-IDIV and ALU-BFU are implemented as separate execution units. The ALU-BFU unit can execute one instruction per clock cycle. IMUL-IDIV instructions require multiple clock cycles to execute. IMUL-IDIV is pipelined for multiply instructions, so that consecutive multiply instructions can be issued on consecutive clock cycles. Divide instructions are not pipelined; an integer divide instruction preceded or followed by an integer divide or multiply instruction results in a stall in the processor pipeline. Note that since IMUL-IDIV and ALU-BFU are implemented as separate execution units, an integer divide instruction preceded or followed by an ALU-BFU instruction does not cause a delay in the pipeline.

3.4.3 Load/Store Unit (LSU)

The load-store unit handles all data transfer between the general-purpose and floating-point register files and the internal load/store bus (L-bus). The load/store unit is implemented as an independent execution unit so that stalls in the memory pipeline do not cause the master instruction pipeline to stall (unless there is a data dependency). The unit is fully pipelined so that memory instructions of any size may be issued on back-to-back cycles.

There is a 32-bit wide data path between the load/store unit and the general-purpose register file and a 64-bit-wide data path between the load/store unit and the floating-point register file. Single-word accesses to the internal on-chip data RAM require one clock, resulting in two clocks latency. Double-word accesses require two clocks, resulting in three clocks latency. Since the L-bus is 32 bits wide, double-word transfers require two bus accesses. The load/store unit performs zero-fill for byte and half-word transfers and sign extension for half-word transfers.

Addresses are formed by adding the source one register operand specified by the instruction (or zero) to either a source two register operand or to a 16-bit, immediate value embedded in the instruction.

3.4.4 Floating-Point Unit (FPU)

The FPU contains a double-precision multiply array, the floating-point status and control register (FPSCR), and the FPRs. The multiply-add array allows the MPC509 to efficiently implement floating-point operations such as multiply, multiply-add, and divide.

The MPC509 depends on a software envelope to fully implement the IEEE floating-point specification. Overflows, underflows, NaNs, and denormalized numbers cause floating-point assist exceptions that invoke a software routine to deliver (with hardware assistance) the correct IEEE result.

To accelerate time-critical operations and make them more deterministic, the MPC509 provides a mode of operation that avoids invoking the software envelope and attempts

to deliver results in hardware that are adequate for most applications, if not in strict conformance with IEEE standards. In this mode, denormalized numbers, NaNs, and IEEE invalid operations are treated as legitimate, returning default results rather than causing floating-point assist exceptions.



3.5 Levels of the PowerPC Architecture

The PowerPC architecture consists of three layers. Adherence to the PowerPC architecture can be measured in terms of which of the following levels of the architecture are implemented:

- PowerPC user instruction set architecture (UIA) — Defines the base user-level instruction set, user-level registers, data types, floating-point exception model, memory models for a uniprocessor environment, and programming model for a uniprocessor environment.
- PowerPC virtual environment architecture (VEA) — Describes the memory model for a multiprocessor environment, defines cache control instructions, and describes other aspects of virtual environments. Implementations that conform to the VEA also adhere to the UIA, but may not necessarily adhere to the OEA.
- PowerPC operating environment architecture (OEA) — Defines the memory management model, supervisor-level registers, synchronization requirements, and the exception model. Implementations that conform to the OEA also adhere to the UIA and the VEA.

3.6 RCPU Programming Model

The PowerPC architecture defines register-to-register operations for most computational instructions. Source operands for these instructions are accessed from the registers or are provided as immediate values embedded in the instruction opcode. The three-register instruction format allows specification of a target register distinct from the two source operands. Load and store instructions transfer data between memory and on-chip registers.

PowerPC processors have two levels of privilege: supervisor mode of operation (typically used by the operating environment) and user mode of operation (used by the application software). The programming models incorporate 32 GPRs, 32 FPRs, special-purpose registers (SPRs), and several miscellaneous registers.


Supervisor-level access is provided through the processor's exception mechanism. That is, when an exception is taken (either due to an error or problem that needs to be serviced, or deliberately through the use of a trap instruction), the processor begins operating in supervisor mode. The level of access is indicated by the privilege-level (PR) bit in the machine state register (MSR).

Figure 3-3 shows the user-level and supervisor-level RCPU programming models and also illustrates the three levels of the PowerPC architecture. The numbers to the left of the SPRs indicate the decimal number that is used in the syntax of the instruction operands to access the register.

NOTE

Registers such as the general-purpose registers (GPRs) and floating-point registers (FPRs) are accessed through operands that are part of the instructions. Access to registers can be explicit (that is, through the use of specific instructions for that purpose such as move to special-purpose register (**mtspr**) and move from special-purpose register (**mfspir**) instructions) or implicitly as the part of the execution of an instruction. Some registers are accessed both explicitly and implicitly.





* Specific to the RCPU implementation of the PowerPC Architecture

RMCU CPU REG MA

Figure 3-3 RCPU Programming Model

Where not otherwise noted, reserved fields in registers are ignored when written to and return zero when read. An exception to this rule is XER[16:23]. These bits are set to the value written to them and return that value when read.



3.7 PowerPC UISA Register Set

The PowerPC UISA registers can be accessed by either user- or supervisor-level instructions. The general-purpose registers and floating-point registers are accessed through instruction operands.

3.7.1 General-Purpose Registers (GPRs)

Integer data is manipulated in the integer unit's thirty-two 32-bit GPRs, shown below. These registers are accessed as source and destination registers through operands in the instruction syntax.

GPRs — General-Purpose Registers

0	31
GPR0	
GPR1	
...	
...	
GPR31	

RESET: UNCHANGED

3.7.2 Floating-Point Registers (FPRs)

The PowerPC architecture provides thirty-two 64-bit FPRs. These registers are accessed as source and destination registers through operands in floating-point instructions. Each FPR supports the double-precision, floating-point format. Every instruction that interprets the contents of an FPR as a floating-point value uses the double-precision floating-point format for this interpretation. That is, all floating-point numbers are stored in double-precision format.

All floating-point arithmetic instructions operate on data located in FPRs and, with the exception of the compare instructions (which update the CR), place the result into an FPR. Information about the status of floating-point operations is placed into the floating-point status and control register (FPSCR) and in some cases, into the CR, after the completion of the operation's writeback stage. For information on how the CR is affected by floating-point operations, see [3.7.4 Condition Register \(CR\)](#).



0

63

FPR0
FPR1
...
...
FPR31

RESET: UNCHANGED

3.7.3 Floating-Point Status and Control Register (FPSCR)

The FPSCR controls the handling of floating-point exceptions and records status resulting from the floating-point operations. FPSCR[0:23] are status bits, while FPSCR[24:31] are control bits.

FPSCR[0:12] and FPSCR[21:23] are floating-point exception condition bits. These bits are sticky, except for the floating-point enabled exception summary (FEX) and floating-point invalid operation exception summary (VX). Once set, sticky bits remain set until they are cleared by an **mcrfs**, **mtfsfi**, **mtfsf**, or **mtfsb0** instruction.

Table 3-2 summarizes which bits in the FPSCR are sticky status bits, which are normal status bits, and which are control bits.

Table 3-2 FPSCR Bit Categories

Bits	Type
[0], [3:12], [21:23]	Status, sticky
[1:2], [13:20]	Status, not sticky
[24:31]	Control

FEX and VX are the logical ORs of other FPSCR bits. Therefore these two bits are not listed among the FPSCR bits directly affected by the various instructions.

FPSCR — Floating-Point Status and Control Register

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
FX	FEX	VX	OX	UX	ZX	XX	VXS-NAN	VXISI	VXIDI	VXZDZ	VXIMZ	VXVC	FR	FI	FPRF0

RESET: UNCHANGED

16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
FPRF[1:4]				0	VX-SOFT	VX-SQRT	VXCVI	VE	OE	UE	ZE	XE	NI	RN	

RESET: UNCHANGED

A listing of FPSCR bit settings is shown in [Table 3-3](#).



Table 3-3 FPSCR Bit Settings

Bit(s)	Name	Description
0	FX	Floating-point exception summary. Every floating-point instruction implicitly sets FPSCR[FX] if that instruction causes any of the floating-point exception bits in the FPSCR to change from zero to one. The mcrfs instruction implicitly clears FPSCR[FX] if the FPSCR field containing FPSCR[FX] is copied. The mtfsf , mtfsfi , mtfsb0 , and mtfsb1 instructions can set or clear FPSCR[FX] explicitly. This is a sticky bit.
1	FEX	Floating-point enabled exception summary. This bit signals the occurrence of any of the enabled exception conditions. It is the logical OR of all the floating-point exception bits masked with their respective enable bits. The mcrfs instruction implicitly clears FPSCR[FEX] if the result of the logical OR described above becomes zero. The mtfsf , mtfsfi , mtfsb0 , and mtfsb1 instructions cannot set or clear FPSCR[FEX] explicitly. This is not a sticky bit.
2	VX	Floating-point invalid operation exception summary. This bit signals the occurrence of any invalid operation exception. It is the logical OR of all of the invalid operation exceptions. The mcrfs instruction implicitly clears FPSCR[VX] if the result of the logical OR described above becomes zero. The mtfsf , mtfsfi , mtfsb0 , and mtfsb1 instructions cannot set or clear FPSCR[VX] explicitly. This is not a sticky bit.
3	OX	Floating-point overflow exception. This is a sticky bit.
4	UX	Floating-point underflow exception. This is a sticky bit.
5	ZX	Floating-point zero divide exception. This is a sticky bit.
6	XX	Floating-point inexact exception. This is a sticky bit.
7	VXSNAN	Floating-point invalid operation exception for SNaN. This is a sticky bit.
8	VXISI	Floating-point invalid operation exception for x-x. This is a sticky bit.
9	VXIDI	Floating-point invalid operation exception for x/x. This is a sticky bit.
10	VXZDZ	Floating-point invalid operation exception for 0/0. This is a sticky bit.
11	VXIMZ	Floating-point invalid operation exception for x*0. This is a sticky bit.
12	VXVC	Floating-point invalid operation exception for invalid compare. This is a sticky bit.
13	FR	Floating-point fraction rounded. The last floating-point instruction that potentially rounded the intermediate result incremented the fraction. This bit is not sticky.
14	FI	Floating-point fraction inexact. The last floating-point instruction that potentially rounded the intermediate result produced an inexact fraction or a disabled exponent overflow. This bit is not sticky.
15:19	FPRF	<p>Floating-point result flags. This field is based on the value placed into the target register even if that value is undefined. Refer to Table 3-4 for specific bit settings.</p> <p>15 Floating-point result class descriptor (C). Floating-point instructions other than the compare instructions may set this bit with the FPCC bits, to indicate the class of the result.</p> <p>16:19 Floating-point condition code (FPCC). Floating-point compare instructions always set one of the FPCC bits to one and the other three FPCC bits to zero. Other floating-point instructions may set the FPCC bits with the C bit, to indicate the class of the result. Note that in this case the high-order three bits of the FPCC retain their relational significance indicating that the value is less than, greater than, or equal to zero.</p> <p>16 Floating-point less than or negative (FL or <)</p> <p>17 Floating-point greater than or positive (FG or >)</p> <p>18 Floating-point equal or zero (FE or =)</p> <p>19 Floating-point unordered or NaN (FU or ?)</p>
20	—	Reserved

Table 3-3 FPSCR Bit Settings (Continued)



Bit(s)	Name	Description
21	VXSOFT	Floating-point invalid operation exception for software request. This bit can be altered only by the mcrfs , mtfsfi , mtfsf , mtfsb0 , or mtfsb1 instructions. The purpose of VXSOFT is to allow software to cause an invalid operation condition for a condition that is not necessarily associated with the execution of a floating-point instruction. For example, it might be set by a program that computes a square root if the source operand is negative. This is a sticky bit.
22	VXSQRT	Floating-point invalid operation exception for invalid square root. This is a sticky bit. This guarantees that software can simulate fsqrt and frsqrite , and to provide a consistent interface to handle exceptions caused by square-root operations.
23	VXCVI	Floating-point invalid operation exception for invalid integer convert. This is a sticky bit.
24	VE	Floating-point invalid operation exception enable.
25	OE	Floating-point overflow exception enable.
26	UE	Floating-point underflow exception enable. This bit should not be used to determine whether denormalization should be performed on floating-point stores.
27	ZE	Floating-point zero divide exception enable.
28	XE	Floating-point inexact exception enable.
29	NI	Non-IEEE mode bit.
30:31	RN	Floating-point rounding control. 00 = Round to nearest 01 = Round toward zero 10 = Round toward +infinity 11 = Round toward -infinity

Table 3-4 illustrates the floating-point result flags that correspond to FPSCR[15:19].


Table 3-4 Floating-Point Result Flags in FPSCR

Result Flags (Bits 15:19) C<=>=?	Result Value Class
10001	Quiet NaN
01001	– Infinity
01000	– Normalized number
11000	– Denormalized number
10010	– Zero
00010	+ Zero
10100	+ Denormalized number
00100	+ Normalized number
00101	+ Infinity

3.7.4 Condition Register (CR)

The condition register (CR) is a 32-bit register that reflects the result of certain operations and provides a mechanism for testing and branching. The bits in the CR are grouped into eight 4-bit fields, CR0 to CR7.

CR — Condition Register



The CR fields can be set in the following ways:

- Specified fields of the CR can be set by a move instruction (**mtcrf**) to the CR from a GPR.
- Specified fields of the CR can be moved from one CRx field to another with the **mcrf** instruction.
- A specified field of the CR can be set by a move instruction (**mcrfs**) to the CR from the FPSCR.
- A specified field of the CR can be set by a move instruction (**mcrxr**) to the CR from the XER.
- Condition register logical instructions can be used to perform logical operations on specified bits in the condition register.
- CR0 can be the implicit result of an integer operation.
- CR1 can be the implicit result of a floating-point operation.
- A specified CR field can be the explicit result of either an integer or floating-point compare instruction.

Instructions are provided to test individual CR bits.

3.7.4.1 Condition Register CR0 Field Definition

In most integer instructions, when the CR is set to reflect the result of the operation (that is, when $R_c = 1$), and for **addic.**, **andi.**, and **andis.**, the first three bits of CR0 are set by an algebraic comparison of the result to zero; the fourth bit of CR0 is copied from XER[SO]. For integer instructions, CR[0:3] are set to reflect the result as a signed quantity. The result as an unsigned quantity or a bit string can be deduced from the EQ bit.

The CR0 bits are interpreted as shown in [Table 3-5](#). If any portion of the result (the 32-bit value placed into the destination register) is undefined, the value placed in the first three bits of CR0 is undefined.

Table 3-5 Bit Settings for CR0 Field of CR

CR0 Bit	Description
0	Negative (LT) — This bit is set when the result is negative.
1	Positive (GT) — This bit is set when the result is positive (and not zero).
2	Zero (EQ) — This bit is set when the result is zero.
3	Summary overflow (SO) — This is a copy of the final state of XER[SO] at the completion of the instruction.

3.7.4.2 Condition Register CR1 Field Definition

In all floating-point instructions when the CR is set to reflect the result of the operation (that is, when $R_c = 1$), the CR1 field (bits 4 to 7 of the CR) is copied from FPSCR[0:3] to indicate the floating-point exception status. For more information about the FPSCR, see [3.7.3 Floating-Point Status and Control Register \(FPSCR\)](#). The bit settings for the CR1 field are shown in [Table 3-6](#).



Table 3-6 Bit Settings for CR1 Field of CR

CR1 Bit	Description
0	Floating-point exception (FX) — This is a copy of the final state of FPSCR[FX] at the completion of the instruction.
1	Floating-point enabled exception (FEX) — This is a copy of the final state of FPSCR[FEX] at the completion of the instruction.
2	Floating-point invalid exception (VX) — This is a copy of the final state of FPSCR[VX] at the completion of the instruction.
3	Floating-point overflow exception (OX) — This is a copy of the final state of FPSCR[OX] at the completion of the instruction.

3.7.4.3 Condition Register CR_n Field — Compare Instruction

When a specified CR field is set by a compare instruction, the bits of the specified field are interpreted as shown in [Table 3-7](#). A condition register field can also be accessed by the **mfcrr**, **mcrf**, and **mctcrf** instructions.

Table 3-7 CR_n Field Bit Settings for Compare Instructions

CR _n Bit ¹	Description
0	Less than, floating-point less than (LT, FL). For integer compare instructions, (rA) < SIMM, UIMM, or (rB) (algebraic comparison) or (rA) SIMM, UIMM, or (rB) (logical comparison). For floating-point compare instructions, (frA) < (frB).
1	Greater than, floating-point greater than (GT, FG). For integer compare instructions, (rA) > SIMM, UIMM, or (rB) (algebraic comparison) or (rA) SIMM, UIMM, or (rB) (logical comparison). For floating-point compare instructions, (frA) > (frB).
2	Equal, floating-point equal (EQ, FE). For integer compare instructions, (rA) = SIMM, UIMM, or (rB). For floating-point compare instructions, (frA) = (frB).
3	Summary overflow, floating-point unordered (SO, FU). For integer compare instructions, this is a copy of the final state of XER[SO] at the completion of the instruction. For floating-point compare instructions, one or both of (frA) and (frB) is not a number (NaN).

NOTES:

1. Here, the bit indicates the bit number in any one of the four-bit subfields, CR0–CR7

XER — Integer Exception Register

[illegible]

RESET: UNCHANGED

In most cases, reserved fields in registers are ignored when written to and return zero when read. However, XER[16:23] are set to the value written to them and return that value when read.

Bit(s)	Name	Description
0	SO	Summary Overflow (SO) — The summary overflow bit is set whenever an instruction sets the overflow bit (OV) to indicate overflow and remains set until software clears it. It is not altered by compare instructions or other instructions that cannot overflow.
1	OV	Overflow (OV) — The overflow bit is set to indicate that an overflow has occurred during execution of an instruction. Integer and subtract instructions having OE = 1 set OV if the carry out of bit 0 is not equal to the carry out of bit 1, and clear it otherwise. The OV bit is not altered by compare instructions or other instructions that cannot overflow.
2	CA	Carry (CA) — In general, the carry bit is set to indicate that a carry out of bit 0 occurred during execution of an instruction. Add carrying, subtract from carrying, add extended, and subtract from extended instructions set CA to one if there is a carry out of bit 0, and clear it otherwise. The CA bit is not altered by compare instructions or other instructions that cannot carry, except that shift right algebraic instructions set the CA bit to indicate whether any ‘1’ bits have been shifted out of a negative quantity.
3:24	—	Reserved
25:31	BYTES	This field specifies the number of bytes to be transferred by a load string word indexed (lswx) or store string word indexed (stswx) instruction.

The 32-bit link register supplies the branch target address for the branch conditional to link register (**bclr**x) instruction, and can be used to hold the logical address of the instruction that follows a branch and link instruction.


Although the two least-significant bits can accept any values written to them, they are ignored when the LR is used as an address.

Both conditional and unconditional branch instructions include the option of placing the effective address of the instruction following the branch instruction in the LR. This is done regardless of whether the branch is taken.



LR — Link Register

SPR 8




3.7.7 Count Register (CTR)

The count register (CTR) is a 32-bit register for holding a loop count that can be decremented during execution of branch instructions that contain an appropriately coded BO field. If the value in CTR is zero before being decremented, it is -1 afterward. The count register provides the branch target address for the branch conditional to count register (**bcctrx**) instruction.

CTR — Count Register

SPR 9



3.8 PowerPC VEA Register Set — Time Base


The PowerPC virtual environment architecture (VEA) defines registers in addition to those in the UISA register set. The PowerPC VEA register set can be accessed by all software (regardless of privilege level).

The PowerPC VEA includes the time base facility (TB), a 64-bit structure that contains a 64-bit unsigned integer that is incremented periodically. The frequency at which the counter is updated is implementation-dependent.

The TB consists of two 32-bit registers: time base upper (TBU) and time base lower (TBL). In the context of the VEA, user-level applications are permitted read-only access to the TB. The OEA defines supervisor-level access to the TB for writing values to the TB. Different SPR encodings are provided for reading and writing the time base.

TB — Time Base (Reading)

TBR 268, 269



**Table 3-9 Time Base Field Definitions**

Bits	Name	Description
0:31	TBU	Time base (upper) — The high-order 32 bits of the time base
32:63	TBL	Time base (lower) — The low-order 32 bits of the time base

In 32-bit PowerPC implementations such as the RCPU, it is not possible to read the entire 64-bit time base in a single instruction. The **mftb** simplified mnemonic copies the lower half of the time base register (TBL) to a GPR, and the **mftbu** simplified mnemonic copies the upper half of the time base (TBU) to a GPR.

3.9 PowerPC OEA Register Set

The PowerPC operating environment architecture (OEA) includes a number of SPRs and other registers that are accessible only by supervisor-level instructions. Some SPRs are RCPU-specific; some RCPU SPRs may not be implemented in other PowerPC processors, or may not be implemented in the same way.

3.9.1 Machine State Register (MSR)

The machine state register is a 32-bit register that defines the state of the processor. When an exception occurs, the current contents of the MSR are loaded into SRR1, and the MSR is updated to reflect the exception-processing machine state. The MSR can also be modified by the **mtmsr**, **sc**, and **rfi** instructions. It can be read by the **mfmshr** instruction.

MSR — Machine State Register

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
RESERVED															ILE
RESET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
EE	PR	FP	ME	FE0	SE	BE	FE1	0	IP	RESERVED				RI	LE
RESET:															
0	0	0	U	0	0	0	0	0	*	0	0	0	0	0	0

*Reset value of this bit depends on the value of the data bus reset configuration word.

Table 3-10 shows the bit definitions for the MSR.



Table 3-10 Machine State Register Bit Settings

Bit(s)	Name	Description
0:14	—	Reserved
15	ILE	Exception little endian mode. When an exception occurs, this bit is copied into MSR[LE] to select the endian mode for the context established by the exception. 0 = Processor runs in big endian mode during exception processing. 1 = Processor runs in little endian mode during exception processing.
16	EE	External interrupt enable 0 = The processor delays recognition of external interrupts and decremter exception conditions. 1 = The processor is enabled to take an external interrupt or the decremter exception. Caution: Be sure the EE bit is cleared before changing the masks of any on- or off-chip interrupt sources or before negating any interrupt sources.
17	PR	Privilege level 0 = The processor can execute both user- and supervisor-level instructions. 1 = The processor can only execute user-level instructions.
18	FP	Floating-point available 0 = The processor prevents dispatch of floating-point instructions, including floating-point loads, stores and moves. Floating-point enabled program exceptions can still occur and the FPRs can still be accessed. 1 = The processor can execute floating-point instructions, and can take floating-point enabled exception type program exceptions.
19	ME	Machine check enable 0 = Machine check exceptions are disabled. 1 = Machine check exceptions are enabled.
20	FE0	Floating-point exception mode 0 (See Table 3-11.)
21	SE	Single-step trace enable 0 = The processor executes instructions normally. 1 = The processor generates a single-step trace exception upon the successful execution of the next instruction. When this bit is set, the processor dispatches instructions in strict program order. Successful execution means the instruction caused no other exception. Single-step tracing may not be present on all implementations.
22	BE	Branch trace enable 0 = No trace exception occurs when a branch instruction is completed 1 = Trace exception occurs when a branch instruction is completed
23	FE1	Floating-point exception mode 1 (See Table 3-11.)
24	—	Reserved.
25	IP	Exception prefix. The setting of this bit specifies the location of the exception vector table. 0 = Exception vector table starts at the physical address 0x0000 0000. 1 = Exception vector table starts at the physical address 0xFFFF0 0000.
26:29	—	Reserved
30	RI	Recoverable exception (for machine check and non-maskable breakpoint exceptions) 0 = Machine state is not recoverable. 1 = Machine state is recoverable.
31	LE	Little endian mode 0 = Processor operates in big-endian mode during normal processing. 1 = Processor operates in little-endian mode during normal processing.

The floating-point exception mode bits are interpreted as shown in [Table 3-11.](#)



Table 3-11 Floating-Point Exception Mode Bits


FE[0:1]	Mode
00	Ignore exceptions mode — Floating-point exceptions do not cause the floating-point assist error handler to be invoked.
01, 10, 11	Floating-point precise mode — The system floating-point assist error handler is invoked precisely at the instruction that caused the enabled exception.

3.9.2 DAE/Source Instruction Service Register (DSISR)

The 32-bit DSISR identifies the cause of data access and alignment exceptions.

DSISR — DAE/Source Instruction Service Register

SPR 18




3.9.3 Data Address Register (DAR)

After an alignment exception, the DAR is set to the effective address of a load or store element.

DAR — Data Address Register

SPR 19



3.9.4 Time Base Facility (TB) — OEA

As described in [3.8 PowerPC VEA Register Set — Time Base](#), the time base (TB) provides a 64-bit incrementing counter. The VEA defines user-level, read-only access to the TB. Writing to the TB is reserved for supervisor-level applications such as operating systems and bootstrap routines. The OEA defines supervisor-level write access to the TB.

TB — Time Base (Writing)

SPR 284, 285






Table 3-12 Time Base Field Definitions

Bits	Name	Description
0:31	TBU	Time base (upper) — The high-order 32 bits of the time base
32:63	TBL	Time base (lower) — The low-order 32 bits of the time base

The TB can be written at the supervisor privilege level only. The **mttbl** and **mttbu** simplified mnemonics write the lower and upper halves of the TB, respectively. The **mtspr**, **mttbl**, and **mttbu** instructions treat TBL and TBU as separate 32-bit registers; setting one leaves the other unchanged. It is not possible to write the entire 64-bit time base in a single instruction.

For information about reading the time base, refer to [3.8 PowerPC VEA Register Set — Time Base](#).

3.9.5 Decrementer Register (DEC)

The decrementer (DEC, SPR 22) is a 32-bit decrementing counter defined by the PowerPC architecture to provide a decrementer exception after a programmable delay. The DEC satisfies the following requirements:


- Loading a GPR from the DEC has no effect on the DEC.
- Storing a GPR to the DEC replaces the value in the DEC with the value in the GPR.
- Whenever bit 0 of the DEC changes from zero to one, a decrementer exception request (unless masked) is signaled. Multiple DEC exception requests may be received before the first exception occurs; however, any additional requests are canceled when the exception occurs for the first request.
- If the DEC is altered by software and the content of bit 0 is changed from zero to one, an exception request is signaled.

The decrementer frequency is based on a subdivision of the processor clock. In the MPC509, the default frequency is 1 MHz. A bit in the system clock control register (SCCR) in the SIU determines the clock source of both the decrementer and the time base.

With a 1-MHz input frequency, the decrementer period is 4295 seconds (approximately 71.6 minutes):

$$T_{\text{DEC}} = 2^{32} / 1 \text{ MHz} = 4295 \text{ seconds}$$

The state of DEC after standby power is restored is indeterminate. The DEC runs continuously after power-up (unless the clock module is programmed to turn off the clock). System software must perform any initialization. The decrementer is not affected by reset and continues counting while reset is asserted. A decrementer exception may be signaled to software prior to initialization.




3.9.6 Machine Status Save/Restore Register 0 (SRR0)

The machine status save/restore register 0 (SRR0) is a 32-bit register that identifies where instruction execution should resume when an **rfi** instruction is executed following an exception. It also holds the effective address of the instruction that follows the system call (**sc**) instruction.

SRR0 — Machine Status Save/Restore Register 0

SPR 26




When an exception occurs, SRR0 is set to point to an instruction such that all prior instructions have completed execution and no subsequent instruction has begun execution. The instruction addressed by SRR0 may not have completed execution, depending on the exception type. SRR0 addresses either the instruction causing the exception or the immediately following instruction. The instruction addressed can be determined from the exception type and status bits.

3.9.7 Machine Status Save/Restore Register 1 (SRR1)

SRR1 is a 32-bit register used to save machine status on exceptions and to restore machine status when an **rfi** instruction is executed.

SRR1 — Machine Status Save/Restore Register 1

SPR 27



In general, when an exception occurs, SRR1[0:15] are loaded with exception-specific information, and MSR[16:31] are placed into SRR1[16:31].

3.9.8 General SPRs (SPRG0–SPRG3)

SPRG0–SPRG3 are 32-bit registers provided for general operating system use, such as performing a fast state save and for supporting multiprocessor implementations. SPRG0–SPRG3 are shown below.



0	31
SPRG0	
SPRG1	
SPRG2	
SPRG3	

RESET: UNCHANGED

Uses for SPRG0–SPRG3 are shown in [Table 3-13](#).

Table 3-13 Uses of SPRG0–SPRG3

Register	Description
SPRG0	Software may load a unique physical address in this register to identify an area of memory reserved for use by the exception handler. This area must be unique for each processor in the system.
SPRG1	This register may be used as a scratch register by the exception handler to save the content of a GPR. That GPR then can be loaded from SPRG0 and used as a base register to save other GPRs to memory.
SPRG2	This register may be used by the operating system as needed.
SPRG3	This register may be used by the operating system as needed.

3.9.9 Processor Version Register (PVR)

The PVR is a 32-bit, read-only register that identifies the version and revision level of the PowerPC processor. The contents of the PVR can be copied to a GPR by the **mfspvr** instruction. Read access to the PVR is available in supervisor mode only; write access is not provided.

PVR — Processor Version Register

SPR 287

0	15	16	31
VERSION		REVISION	

RESET: UNCHANGED

Table 3-14 Processor Version Register Bit Settings

Bit(s)	Name	Description
0:15	VERSION	A 16-bit number that identifies the version of the processor and of the PowerPC architecture
16:31	REVISION	A 16-bit number that distinguishes between various releases of a particular version

3.9.10 Implementation-Specific SPRs

The RCPU includes several implementation-specific SPRs that are not defined by the PowerPC architecture. These registers can be accessed by supervisor-level instructions only.

3.9.10.1 EIE, EID, and NRI Special-Purpose Registers

The RCPU includes three implementation-specific SPRs to facilitate the software manipulation of the MSR[RI] and MSR[EE] bits. Issuing the **mtspr** instruction with one of these registers as an operand causes the RI and EE bits to be set or cleared as shown in [Table 3-15](#).

A read (**mfspir**) of any of these locations is treated as an unimplemented instruction, resulting in a software emulation exception.

Table 3-15 Manipulation of MSR[EE] and MSR[RI]

SPR Number (Decimal)	Mnemonic	Effect on MSR Bits	
		MSR[EE]	MSR[RI]
80	EIE	1	1
81	EID	0	1
82	NRI	0	0

3.9.10.2 Instruction-Cache Control Registers

The implementation-specific supervisor-level SPRs shown in [Table 3-16](#) control the operation of the instruction cache.

Table 3-16 Instruction Cache Control Registers

SPR Number (Decimal)	Mnemonic	Name
560	ICCST	I-cache control and status register
561	ICADR	I-cache address register
562	ICDAT	I-cache data port (read only)

Refer to [4.3 Instruction Cache Programming Model](#) for details on these registers.

3.9.10.3 Development Support Registers

[Table 3-17](#) lists the implementation-specific RCPU registers provided for development support.



Table 3-17 Development Support Registers

SPR Number (Decimal)	Mnemonic	Name
144	CMPA	Comparator A value register
145	CMPB	Comparator B value register
146	CMPC	Comparator C value register
147	CMPD	Comparator D value register
148	ECR	Exception cause register
149	DER	Debug enable register
150	COUNTA	Breakpoint counter A value and control register
151	COUNTB	Breakpoint counter B value and control register
152	CMPE	Comparator E value register
153	CMPF	Comparator F value register
154	CMPG	Comparator G value register
155	CMPH	Comparator H value register
156	LCTRL1	L-bus support control register 1
157	LCTRL2	L-bus support control register 2
158	ICTRL	I-bus support control register
159	BAR	Breakpoint address register
630	DPDR	Development port data register

Refer to the [RCPURM/AD](#) for detailed descriptions of these registers.

3.9.10.4 Floating-Point Exception Cause Register (FPECR)

The FPECR is a 32-bit supervisor-level internal status and control register used by the floating-point assist software envelope. Refer to the [RCPURM/AD](#) for more information on this register.

3.10 Instruction Set

All PowerPC instructions are encoded as single words (32 bits). Instruction formats are consistent among all instruction types, permitting efficient decoding to occur in parallel with operand accesses. This fixed instruction length and consistent format greatly simplifies instruction pipelining.

The PowerPC instructions are divided into the following categories:

- Integer instructions. These include computational and logical instructions.
 - Integer arithmetic instructions
 - Integer compare instructions
 - Integer logical instructions
 - Integer rotate and shift instructions
- Floating-point instructions. These include floating-point computational instructions, as well as instructions that affect the floating-point status and control register (FPSCR).



- Floating-point arithmetic instructions
- Floating-point multiply/add instructions
- Floating-point rounding and conversion instructions
- Floating-point compare instructions
- Floating-point status and control instructions
- Load/store instructions. These include integer and floating-point load and store instructions.
 - Integer load and store instructions
 - Integer load and store multiple instructions
 - Floating-point load and store
 - Primitives used to construct atomic memory operations (**lwarx** and **stwcx.** instructions)
- Flow control instructions. These include branching instructions, condition register logical instructions, trap instructions, and other instructions that affect the instruction flow.
 - Branch and trap instructions
 - Condition register logical instructions
- Processor control instructions. These instructions are used for synchronizing memory accesses and cache management.
 - Move to/from SPR instructions
 - Move to/from MSR
 - Synchronize
 - Instruction synchronize
- Memory control instructions. These instructions provide control of the instruction cache.
 - Supervisor-level cache management instructions
 - User-level cache instructions

NOTE

This grouping of the instructions does not indicate which execution unit executes a particular instruction or group of instructions.

Integer instructions operate on byte, half-word, and word operands. Floating-point instructions operate on single-precision (one word) and double-precision (one double word) floating-point operands. The PowerPC architecture uses instructions that are four bytes long and word-aligned. It provides for byte, half-word, and word operand loads and stores between memory and a set of 32 GPRs. It also provides for word and double-word operand loads and stores between memory and a set of 32 floating-point registers (FPRs).

Computational instructions do not modify memory. To use a memory operand in a computation and then modify the same or another memory location, the memory contents must be loaded into a register, modified, and then written back to the target location with distinct instructions.

PowerPC processors follow the program flow when they are in the normal execution state. However, the flow of instructions can be interrupted directly by the execution of

an instruction or by an asynchronous event. Either kind of exception may cause one of several components of the system software to be invoked.



3.10.1 Instruction Set Summary

Table 3-18 provides a summary of RCPU instructions. Refer to the ***RCPU Reference Manual*** (RCPURM/AD) for a detailed description of the instruction set.

Table 3-18 Instruction Set Summary

Mnemonic	Operand Syntax	Name
add (add. addo addo.)	rD,rA,rB	Add
addc (addc. addco addco.)	rD,rA,rB	Add carrying
adde (adde. addeo addeo.)	rD,rA,rB	Add extended
addi	rD,rA,SIMM	Add immediate
addic	rD,rA,SIMM	Add immediate carrying
addic.	rD,rA,SIMM	Add immediate carrying and record
addis	rD,rA,SIMM	Add immediate shifted
addme (addme. addmeo addmeo.)	rD,rA	Add to minus one extended
addze (addze. addzeo addzeo.)	rD,rA	Add to zero extended
and (and.)	rA,rS,rB	AND
andc (andc.)	rA,rS,rB	AND with complement
andi.	rA,rS,UIMM	AND immediate
andis.	rA,rS,UIMM	AND immediate shifted
b (ba bl bla)	target_addr	Branch
bc (bca bcl bcla)	BO,BI,target_addr	Branch conditional
bcctr (bcctrl)	BO,BI	Branch conditional to count register
bclr (bclrl)	BO,BI	Branch conditional to link register
cmp	crfD,L,rA,rB	Compare
cmpi	crfD,L,rA,SIMM	Compare immediate
cmpl	crfD,L,rA,rB	Compare logical
cmpli	crfD,L,rA,UIMM	Compare logical immediate
cntlzw (cntlzw.)	rA,rS	Count leading zeros word
crand	crbD,crbA,crbB	Condition register AND
crandc	crbD,crbA,crbB	Condition register AND with complement
creqv	crbD,crbA,crbB	Condition register equivalent
crnand	crbD,crbA,crbB	Condition register NAND
crnor	crbD,crbA,crbB	Condition register NOR
cror	crbD,crbA,crbB	Condition register OR
crorc	crbD,crbA,crbB	Condition register OR with complement
crxor	crbD,crbA,crbB	Condition Register XOR
divw (divw. divwo divwo.)	rD,rA,rB	Divide word
divwu (divwu. divwuo divwuo.)	rD,rA,rB	Divide word unsigned
eieio	—	Enforce in-order execution of I/O
eqv (eqv.)	rA,rS,rB	Equivalent

Table 3-18 Instruction Set Summary (Continued)



Mnemonic	Operand Syntax	Name
extsb (extsb.)	rA,rS	Extend sign byte
extsh (extsh.)	rA,rS	Extend sign half-word
fabs (fabs.)	frD,frB	Floating absolute value
fadd (fadd.)	frD,frA,frB	Floating add (double-precision)
fadds (fadds.)	frD,frA,frB	Floating add single
fcmpo	crfD,frA,frB	Floating compare ordered
fcmpu	crfD,frA,frB	Floating compare unordered
fctiw (fctiw.)	frD,frB	Floating convert to integer word
fctiwz (fctiwz.)	frD,frB	Floating convert to integer word with round toward zero
fdiv (fdiv.)	frD,frA,frB	Floating divide (double-precision)
fdivs (fdivs.)	frD,frA,frB	Floating divide single
fmadd (fmadd.)	frD,frA,frC,frB	Floating multiply-add (double-precision)
fmadds (fmadds.)	frD,frA,frC,frB	Floating multiply-add single
fmr (fmr.)	frD,frB	Floating move register
fmsub (fmsub.)	frD,frA,frC,frB	Floating multiply-subtract (double-precision)
fmsubs (fmsubs.)	frD,frA,frC,frB	Floating multiply-subtract single
fmul (fmul.)	frD,frA,frC	Floating multiply (double-precision)
fmuls (fmuls.)	frD,frA,frC	Floating multiply single
fnabs (fnabs.)	frD,frB	Floating negative absolute value
fneg (fneg.)	frD,frB	Floating negate
fnmadd (fnmadd.)	frD,frA,frC,frB	Floating negative multiply-add (double-precision)
fnmadds (fnmadds.)	frD,frA,frC,frB	Floating negative multiply-add single
fnmsub (fnmsub.)	frD,frA,frC,frB	Floating negative multiply-subtract (double-precision)
fnmsubs (fnmsubs.)	frD,frA,frC,frB	Floating negative multiply-subtract single
frsp (frsp.)	frD,frB	Floating round to single
fsub (fsub.)	frD,frA,frB	Floating subtract (double-precision)
fsubs (fsubs.)	frD,frA,frB	Floating subtract single
icbi	rA,rB	Instruction cache block invalidate
isync	—	Instruction synchronize
lbz	rD,d(rA)	Load byte and zero
lbzu	rD,d(rA)	Load byte and zero with update
lbzux	rD,rA,rB	Load byte and zero with update indexed
lbzx	rD,rA,rB	Load byte and zero indexed
lfd	frD,d(rA)	Load floating-point double
lfdu	frD,d(rA)	Load floating-point double with update
lfdux	frD,rA,rB	Load floating-point double with update indexed
lfdx	frD,rA,rB	Load floating-point double indexed
lfs	frD,d(rA)	Load floating-point single
lfsu	frD,d(rA)	Load floating-point single with update

Table 3-18 Instruction Set Summary (Continued)



Mnemonic	Operand Syntax	Name
lfsux	frD,rA,rB	Load floating-point single with update indexed
lfsx	frD,rA,rB	Load floating-point single indexed
lha	rD,d(rA)	Load half-word algebraic
lhau	rD,d(rA)	Load half-word algebraic with update
lhaux	rD,rA,rB	Load half-word algebraic with update indexed
lhax	rD,rA,rB	Load half-word algebraic indexed
lhbrx	rD,rA,rB	Load half-word byte-reverse indexed
lhz	rD,d(rA)	Load half-word and zero
lhzu	rD,d(rA)	Load half-word and zero with update
lhzux	rD,rA,rB	Load half-word and zero with update indexed
lhzx	rD,rA,rB	Load half-word and zero indexed
lmw	rD,d(rA)	Load multiple word
lswi	rD,rA,NB	Load string word immediate
lswx	rD,rA,rB	Load string word indexed
lwarx	rD,rA,rB	Load word and reserve indexed
lwbrx	rD,rA,rB	Load word byte-reverse indexed
lwz	rD,d(rA)	Load word and zero
lwzu	rD,d(rA)	Load word and zero with update
lwzux	rD,rA,rB	Load word and zero with update indexed
lwzx	rD,rA,rB	Load word and zero indexed
mcrf	crfD,crfS	Move condition register field
mcrfs	crfD,crfS	Move to condition register from FPSCR
mcrxr	crfD	Move to condition register from XER
mfcrr	rD	Move from condition register
mffs (mffs.)	frD	Move from FPSCR
mfmsr	rD	Move from machine state register
mf spr	rD,SPR	Move from special purpose register
mftb	rD,TBR	Move from time base
mtcrf	CRM,rS	Move to condition register fields
mtfsb0 (mtfsb0.)	crbD	Move to FPSCR bit 0
mtfsb1 (mtfsb1.)	crbD	Move to FPSCR bit 1
mtfsf (mtfsf.)	FM,frB	Move to FPSCR fields
mtfsfi (mtfsfi.)	crfD,IMM	Move to FPSCR field immediate
mtmsr	rS	Move to machine state register
mtspr	SPR,rS	Move to special purpose register
mulhw (mulhw.)	rD,rA,rB	Multiply high word
mulhwu (mulhwu.)	rD,rA,rB	Multiply high word unsigned
mulli	rD,rA,SIMM	Multiply low immediate
mullw (mullw. mullwo mullwo.)	rD,rA,rB	Multiply low
nand (nand.)	rA,rS,rB	NAND
neg (neg. nego nego.)	rD,rA	Negate
nor (nor.)	rA,rS,rB	NOR

Table 3-18 Instruction Set Summary (Continued)



Mnemonic	Operand Syntax	Name
or (or.)	rA,rS,rB	OR
orc (orc.)	rA,rS,rB	OR with complement
ori	rA,rS,UIMM	OR immediate
oris	rA,rS,UIMM	OR immediate shifted
rfi	—	Return from interrupt
rlwimi (rlwimi.)	rA,rS,SH,MB,ME	Rotate left word immediate then mask insert
rlwinm (rlwinm.)	rA,rS,SH,MB,ME	Rotate left word immediate then and with mask
rlwnm (rlwnm.)	rA,rS,rB,MB,ME	Rotate left word then and with mask
sc	—	System call
slw (slw.)	rA,rS,rB	Shift left word
sraw (sraw.)	rA,rS,rB	Shift right algebraic word
srawi (srawi.)	rA,rS,SH	Shift right algebraic word immediate
srw (srw.)	rA,rS,rB	Shift right word
stb	rS,d(rA)	Store byte
stbu	rS,d(rA)	Store byte with update
stbux	rS,rA,rB	Store byte with update indexed
stbx	rS,rA,rB	Store byte indexed
stfd	frS,d(rA)	Store floating-point double
stfdu	frS,d(rA)	Store floating-point double with update
stfdux	frS,rB	Store floating-point double with update indexed
stfdx	frS,rB	Store floating-point double indexed
stfiwx	frS,rB	Store floating-point as integer word indexed
stfs	frS,d(rA)	Store floating-point single
stfsu	frS,d(rA)	Store floating-point single with update
stfsux	frS,rB	Store floating-point single with update indexed
stfsx	frS,r B	Store floating-point single indexed
sth	rS,d(rA)	Store half-word
sthbrx	rS,rA,rB	Store half-word byte-reverse indexed
sthu	rS,d(rA)	Store half-word with update
sthux	rS,rA,rB	Store half-word with update indexed
sthx	rS,rA,rB	Store half-word indexed
stmw	rS,d(rA)	Store multiple word
stswi	rS,rA,NB	Store string word immediate
stswx	rS,rA,rB	Store string word indexed
stw	rS,d(rA)	Store word
stwbrx	rS,rA,rB	Store word byte-reverse indexed
stwcx.	rS,rA,rB	Store word conditional indexed
stwu	rS,d(rA)	Store word with update
stwux	rS,rA,rB	Store word with update indexed
stwx	rS,rA,rB	Store word indexed
subf (subf. subfo subfo.)	rD,rA,rB	Subtract from
subfc (subfc. subfco subfco.)	rD,rA,rB	Subtract from carrying

Table 3-18 Instruction Set Summary (Continued)



Mnemonic	Operand Syntax	Name
subfe (subfe. subfeo subfeo.)	rD,rA,rB	Subtract from extended
subfic	rD,rA,SIMM	Subtract from immediate carrying
subfme (subfme. subfmeo subfmeo.)	rD,rA	Subtract from minus one extended
subfze (subfze. subfzeo subfzeo.)	rD,rA	Subtract from zero extended
sync	—	Synchronize
tw	TO,rA,rB	Trap word
twi	TO,rA,SIMM	Trap word immediate
xor (xor.)	rA,rS,rB	XOR
xori	rA,rS,UIMM	XOR immediate
xoris	rA,rS,UIMM	XOR immediate shifted

3.10.2 Recommended Simplified Mnemonics

To simplify assembly language coding, a set of alternative mnemonics is provided for some frequently used operations (such as no-op, load immediate, load address, move register, and complement register).

For a complete list of simplified mnemonics, see the [RCPU Reference Manual](#) (RCPURM/AD). Programs written to be portable across the various assemblers for the PowerPC architecture should not assume the existence of mnemonics not described in that manual.

3.10.3 Calculating Effective Addresses

The effective address (EA) is the 32-bit address computed by the processor when executing a memory access or branch instruction or when fetching the next sequential instruction.

The PowerPC architecture supports two simple memory addressing modes:

- $EA = (rA|0) + 16\text{-bit offset (including offset} = 0)$ (register indirect with immediate index)
- $EA = (rA|0) + rB$ (register indirect with index)

These simple addressing modes allow efficient address generation for memory accesses. Calculation of the effective address for aligned transfers occurs in a single clock cycle.

For a memory access instruction, if the sum of the effective address and the operand length exceeds the maximum effective address, the storage operand is considered to wrap around from the maximum effective address to effective address 0.

Effective address computations for both data and instruction accesses use 32-bit unsigned binary arithmetic. A carry from bit 0 is ignored in 32-bit implementations.

3.11 Exception Model



The PowerPC exception mechanism allows the processor to change to supervisor state as a result of external signals, errors, or unusual conditions arising in the execution of instructions. When exceptions occur, information about the state of the processor is saved to certain registers, and the processor begins execution at an address (exception vector) predetermined for each exception. Processing of exceptions occurs in supervisor mode.

Although multiple exception conditions can map to a single exception vector, a more specific condition may be determined by examining a register associated with the exception — for example, the DAE/source instruction service register (DSISR) and the floating-point status and control register (FPSCR). Additionally, some exception conditions can be explicitly enabled or disabled by software.

3.11.1 Exception Classes

The MPC509 exception classes are shown in [Table 3-19](#).

Table 3-19 MPC509 Exception Classes

Class	Exception Type
Asynchronous, unordered	Machine check System reset
Asynchronous, ordered	External interrupt Decrementer
Synchronous (ordered, precise)	Instruction-caused exceptions

3.11.2 Ordered Exceptions

In the MPC509, all exceptions except for reset, debug port non-maskable interrupts, and machine check exceptions are ordered. Ordered exceptions satisfy the following criteria:

- Only one exception is reported at a time. If, for example, a single instruction encounters multiple exception conditions, those conditions are encountered sequentially. After the exception handler handles an exception, instruction execution continues until the next exception condition is encountered.
- When the exception is taken, no program state is lost.

3.11.3 Unordered Exceptions

Unordered exceptions may be reported at any time and are not guaranteed to preserve program state information. The processor can never recover from a reset exception. It can recover from other unordered exceptions in most cases. However, if a debug port non-maskable interrupt or machine check exception occurs during the servicing of a previous exception, the machine state information in SRR0 and SRR1

(and, in some cases, the DAR and DSISR) may not be recoverable; the processor may be in the process of saving or restoring these registers.



To determine whether the machine state is recoverable, the user can read the RI (recoverable exception) bit in SRR1. During exception processing, the RI bit in the MSR is copied to SRR1 and then cleared. The operating system should set the RI bit in the MSR at the end of each exception handler's prologue (after saving the program state) and clear the bit at the start of each exception handler's epilogue (before restoring the program state). Then, if an unordered exception occurs during the servicing of an exception handler, the RI bit in SRR1 will contain the correct value.

3.11.4 Precise Exceptions

In the MPC509, all synchronous (instruction-caused) exceptions are precise. When a precise exception occurs, the processor backs the machine up to the instruction causing the exception. This ensures that the machine is in its correct architecturally-defined state. The following conditions exist at the point a precise exception occurs:

1. Architecturally, no instruction following the faulting instruction in the code stream has begun execution.
2. All instructions preceding the faulting instruction appear to have completed with respect to the executing processor.
3. SRR0 addresses either the instruction causing the exception or the immediately following instruction. Which instruction is addressed can be determined from the exception type and the status bits.
4. Depending on the type of exception, the instruction causing the exception may not have begun execution, may have partially completed, or may have completed execution.

3.11.5 Exception Vector Table

The setting of the exception prefix (IP) bit in the MSR determines how exceptions are vectored. If the bit is cleared, the exception vector table begins at the physical address 0x0000 0000; if IP is set, the exception vector table begins at the physical address 0xFFFF0 0000. **Table 3-20** shows the exception vector offset of the first instruction of the exception handler routine for each exception type.



Table 3-20 Exception Vector Offset Table

Vector Offset (Hexadecimal)	Exception Type
00000	Reserved
00100	System reset
00200	Machine check
00300	Data access
00400	Instruction access
00500	External interrupt
00600	Alignment
00700	Program
00800	Floating-point unavailable
00900	Decrementer
00A00	Reserved
00B00	Reserved
00C00	System call
00D00	Trace
00E00	Floating-point assist
01000	Software emulation
01C00	Data breakpoint
01D00	Instruction breakpoint
01E00	Maskable external breakpoint
01F00	Non-maskable external breakpoint

3.12 Instruction Timing

The MPC509 processor is pipelined. Because the processing of an instruction is broken into a series of stages, an instruction does not require the entire resources of the processor.

The instruction pipeline in the MPC509 has four stages:

1. The dispatch stage is implemented using a distributed mechanism. The central dispatch unit broadcasts the instruction to all units. In addition, scoreboard information (regarding data dependencies) is broadcast to each execution unit. Each execution unit decodes the instruction. If the instruction is not implemented, a program exception is taken. If the instruction is legal and no data dependency is found, the instruction is accepted by the appropriate execution unit, and the data found in the destination register is copied to the history buffer. If a data dependency exists, the machine is stalled until the dependency is resolved.
2. In the execute stage, each execution unit that has an executable instruction executes the instruction. (For some instructions, this occurs over multiple cycles).
3. In the writeback stage, the execution unit writes the result to the destination register and reports to the history buffer that the instruction is completed.

4. In the retirement stage, the history buffer retires instructions in architectural order. An instruction retires from the machine if it completes execution with no exceptions and if all instructions preceding it in the instruction stream have finished execution with no exceptions. As many as six instructions can be retired in one clock.



The history buffer maintains the correct architectural machine state. An exception is taken only when the instruction is ready to be retired from the machine (i.e., after all previously-issued instructions have already been retired from the machine). When an exception is taken, all instructions following the excepting instruction are canceled, (i.e., the values of the affected destination registers are restored using the values saved in the history buffer during the dispatch stage).

Figure 3-4 shows basic instruction pipeline timing.




Figure 3-4 Basic Instruction Pipeline

Table 3-21 indicates the latency and blockage for each type of instruction. Latency refers to the interval from the time an instruction begins execution until it produces a result that is available for use by a subsequent instruction. Blockage refers to the interval from the time an instruction begins execution until its execution unit is available for a subsequent instruction.

NOTE

When the blockage equals the latency, it is not possible to issue another instruction to the same unit in the same cycle in which the first instruction is being written back.



Table 3-21 Instruction Latency and Blockage

Instruction Type	Precision	Latency	Blockage
Floating-point multiply-add	Double	7	7
	Single	6	6
Floating-point add or subtract	Double	4	4
	Single	4	4
Floating-point multiply	Double	5	5
	Single	4	4
Floating-point divide	Double	17	17
	Single	10	10
Integer multiply	—	2	1 or 2 ¹
Integer divide	—	2 to 11 ¹	2 to 11 ¹
Integer load/store	—	See note ¹	See note ¹

NOTES:

1. Refer to [Section 7 Instruction Timing](#), in the *RCPU Reference Manual* (RCPURM/AD) for details.