



# INDEX

## –A–

- A23 7-7
- ACKERR 10-30
- Acknowledge error (ACKERR) 10-30
- Address
  - space 8-7
- Address-Mark Wakeup 7-65
- AN 8-4, 8-5
- Analog
  - front-end multiplexer 8-14
  - input
    - multiplexed 8-5
    - port A 8-4
    - port B 8-4
  - section contents 8-1
  - submodule block diagram 8-12
  - supply pins 8-6
- Analog multiplexer 1-1, 1-2
- Array base address registers (FBAR) 4-16
- Assignable Data Space 7-4

## –B–

- Base ID mask bits 10-29
- Baud Rate (SCBR) 7-49, 7-58
- Beginning of queue 2 (BQ2) 8-41
- BIM 3-1
- Binary
  - divider 8-25
  - weighted capacitors 8-14
- Bit stuff error (STUFFERR) 10-30
- Bit/Field Quick Reference 7-10
- BITERR 10-30
- Bits Per Transfer (BITS) 7-40, 7-43
- Bits Per Transfer Enable (BITSE) 7-22, 7-39, 7-40, 7-42
- Bit-Time 7-56
- BIUMCR — BIUSM module configuration register 9-50
- BIUSM
  - BIUMCR — BIUSM module configuration register 9-50
  - BIUTBR — BIUSM time base register 9-51
  - freeze 9-49
  - interrupt vector base number 9-50
  - LPSTOP 9-49
  - reading the time base bus 9-51
  - STOP 9-49
  - WAIT 9-49
- BIUTBR — BIUSM time base register 9-51
- BKPT (TPU asserted) 5-14
- BLC 5-13
- Block Diagram 7-20
- block diagrams

- CPSM 9-52
- DASM 9-24
- FCSM 9-5
- MCSM 9-9
- PWMSM 9-39
- SASM 9-15
- SASM channel A 9-16
- BOFFINT 10-31
- Boundary conditions 8-17
- BQ2 8-17, 8-41
- Branch latch control (BLC) 5-13
- Break Function 7-58
- Breakpoint
  - asserted flag (BKPT) 5-14
  - burst instruction 2-9
  - bus error exception 2-8
  - CPU32x 2-8
  - flag (PCBK) 5-14
- BSL
  - bit in SICA 9-21
- Burst Integration Module 1-3
- Burst integration module 1-1, 1-2
- Burst integration module (BIM) 2-1
- Burst interface module (BIM) 2-1
- Bus
  - off interrupt (BOFFINT) 10-31
- BUSY 10-5, 10-15
- BYP 8-13, 8-49
- Bypass mode 8-13

## –C–

- CAN 2.0B controller module (TouCAN) 1-1, 1-4
- CAN2.0B
  - system 10-3
- CANCTRL0 10-25
- CANCTRL1 10-26
- CANCTRL2 10-28
- CANICR 10-24
- CCL 5-13
- CCW 8-1, 8-48
- CF1 8-43
- CF2 8-43
- CFSR 5-16
- CH 5-16, 5-18, 5-19
- CHAN 8-49
- changing mode
  - DASM 9-26
  - SASM 9-17
- CHANNEL 5-17



- Channel
    - assignments
      - multiplexed 8-50
      - nonmultiplexed 8-50
    - conditions latch (CCL) 5-13
    - interrupt
      - base vector (CIBV) 5-15
      - enable
        - /disable field (CH) 5-16
      - request level (CIRL) 5-15
      - status (CH) 5-19
    - invalid 8-49
    - number (CHAN) 8-49
    - orthogonality 5-3
    - priority registers 5-18
    - register breakpoint flag (CHBK) 5-14
    - reserved 8-49
  - CHBK 5-14
  - CIBV 5-15
  - CIE1 8-39
  - CIE2 8-41
  - CIER 5-15, 5-19
  - CIRL 5-15
  - CISR 5-8, 5-19
  - CLKS 5-13
  - Clock
    - block diagram 8-26
    - frequency 8-26
    - generation 8-25
  - Clock Phase (CPHA) 7-40, 7-43
  - Clock Polarity (CPOL) 7-40, 7-43
  - clocks
    - FCSM 9-6
    - MCSM 9-11
    - PWMSM 9-40, 9-47
  - CNRX/TX pins 10-2
  - Code 10-4
  - Coherency 5-4, 8-6, 8-22
  - coherency
    - DASM 9-25–9-28
    - PWMSM 9-42
  - Coherent Accesses 7-29
  - COMM D-17
  - Command
    - word pointer (CWP) 8-43
  - Command RAM 7-29, 7-30
  - Comparator 8-14
  - Completed Queue Pointer (CPTQP) 7-27, 7-28, 7-29, 7-32, 7-40
  - Condition code register (CCR) 5-5
  - Configurable timer module #9 (CTM9) 1-1, 1-3
  - CONFIGURATION AND CONTROL 7-7
  - Continue (CONT) 7-40, 7-42
  - Control registers
    - 0 (QACR0) 8-37
    - 1 (QACR1) 8-38
    - 2 (QACR2) 8-40
  - Conversion
    - command word table (CCW) 8-1, 8-14
    - cycle times 8-12
    - stages 8-47
  - counter
    - DASM 9-33
    - FCSM 9-5
    - MCSM 9-10
  - counter overflow
    - FCSM 9-5
    - MCSM 9-13
  - CPCR — CPSM control register 9-53
  - CPHA 7-40, 7-43
  - CPOL 7-40, 7-43
  - CPR 5-18
  - CPSM
    - block diagram 9-52
    - CPCR — CPSM control register 9-53
    - freeze 9-52
    - prescaler division ratio selection 9-53
  - CPTQP 7-27, 7-28, 7-29, 7-32, 7-40
  - CPU32x 1-1, 1-2, 2-1, 3-2
  - CRCERR 10-30
  - CWP 8-43
  - Cyclic redundancy check error (CRCERR) 10-30
- D–
- DAC 8-1
  - DASM
    - block diagram 9-24
    - changing mode 9-26
    - clock divide ratio 9-33
    - coherency 9-25–9-28
    - configuring the output buffer 9-36
    - counter 9-33
    - DASMA — DASM data register A 9-37
    - DASMB — DASM data register B 9-38
    - DASMSIC — DASM status/interrupt/control register 9-35
    - disable (DIS) mode 9-26
    - effect of reset on output flip-flop 9-30
    - flag clearing mechanism 9-36
    - forcing an output compare 9-36
    - freeze 9-34
    - input capture (IC) mode 9-28
    - input period measurement (IPM) mode 9-27
    - input pin 9-25
    - input pin logic level 9-36
    - interrupts 9-34
    - minimum pulse width 9-24
    - modes of operation 9-25
    - multiple DASM s 9-35
    - output compare (OCA and OCAB) modes 9-29
    - output frequencies and resolutions 9-34
    - output pin 9-25
    - output port bit operation 9-31
    - output pulse width modulation (OPWM) mode 9-32
    - output pulse width modulation example 9-33
    - pulse width measurement (IPWM) mode 9-26
    - pulse width measurement example 9-27
    - registers
      - data register A (DASMA) 9-37
      - data register B (DASMB) 9-38



- status/interrupt
  - control register (DASMSIC) 9-35
  - reserved register 9-35
  - selecting the input capture edge sensitivity 9-37
  - selecting the mode of operation 9-37
  - selecting the time base bus 9-36
  - single output compare 9-31
  - single shot output pulse 9-30
  - single-shot output pulse example 9-31
  - spurious interrupts 9-26
  - timing (electricals) E-32
- DASMA 9-37
- DASMA — DASM data register A 9-37
- DASMB 9-38
- DASMB — DASM data register B 9-38
- DASMSIC 9-35
- DASMSIC — DASM status/interrupt/control register 9-35
- Data
  - field for RX/TX frames (TOUCAN) 10-4
- Data link controller module digital (DLCMD) 1-3
- DDRQA 8-35, 8-37
- DDRQS 7-28, 7-39, 7-41
- Delay after Transfer (DT) 7-12, 7-24, 7-40, 7-43
- Delay before SCK (DSCKL) 7-12, 7-40
- DEMUX 2-17
- Digital
  - control section
    - contents 8-1, 8-14–8-29
  - input
    - /output port (PQA) 8-4
    - port (PQB) 8-4
  - to analog converter (DAC) 8-14
- DIO D-37
- Disable TPU2 pins field (DTPU) 5-20
- Disabled mode 8-18
- Discrete input/output (DIO) D-37
  - parameters D-38
- DIV2 5-20
- DIV8 clock 5-7
- Divide by two control field (DIV2) 5-20
- double buffer 9-40, 9-41
- Double Buffering 7-63
- DPTRAM 1-1, 5-2
- DRVA, DRVB
  - bits in MCSMSIC 9-13
- DSCK 7-12, 7-24, 7-40, 7-43
- DSCKL 7-12, 7-40
- DSCR 5-13
- DSSR 5-14
- DT 7-12, 7-24, 7-40, 7-43
- DTACK 4-2
- DTL 7-12
- DTPU 5-20

–E–

- EDOUT - bit in SICA 9-22
- EMPTY 10-5
- EMU 5-4, 5-12
- Emulation
  - control (EMU) 5-12

- support 5-4
- Encoded
  - one of three channel priority levels (CH) 5-19
  - time function for each channel (CHANNEL) 5-17
  - type of host service (CH) 5-18
- Ending Queue Pointer (ENDQP) 7-12, 7-25, 7-26, 7-28, 7-30, 7-32, 7-43
- End-of-frame (EOF) 10-16
- End-of-queue condition 8-47
- ENDQP 7-12, 7-25, 7-26, 7-28, 7-30, 7-32, 7-43
- Entry
  - table bank select field (ETBANK) 5-20
- EOF 10-16
- EOQ 8-17
- ERRINT 10-31
- Error
  - counters 10-9
  - interrupt (ERRINT) 10-31
- ESTAT 10-30
- ETBANK 5-20
- ETRIG 8-5
- event counter
  - FCSM 9-6
  - MCSM 9-11
- Event timing 5-3
- Exception
  - vector 5-5
- Extended message format 10-1
  - frames 10-4
- External
  - digital supply pin 8-6
  - multiplexing 8-9
  - trigger pins 8-5
  - trigger single-scan mode 8-20
- Externally
  - multiplexed mode (MUX) 8-38

–F–

- FAB 4-1, 4-4, 4-21
- Fast access bus (FAB) 4-2
- Fast access SRAM 1-2
- Fast access SRAM module 1-1
- Fast access standby random access memory (FASRAM)
  - 2-1, 4-1, 4-2, 4-3, 4-4, 4-11, 4-12
  - model configuration register (FMCR) 4-15
  - module control registers 4-14
- Fast action data bus 1-2
- Fast quadrature decode TPU function (FQD) D-28
  - parameters
    - primary channel D-29
    - secondary channel D-30
- Fault confinement state (FCS) 10-10, 10-31
- FCS 10-10, 10-31
- FCSM
  - block diagram 9-5
  - clock sources 9-6
  - counter 9-5
  - counter overflow 9-8
  - counter register 9-9



- driving the time base bus 9-8
- effect of reset 9-5
- event counter 9-6
- flag clearing 9-8
- freeze 9-6
- input pin - CTMC 9-6, 9-8
- interrupts 9-6
- maximum external clock frequency 9-6, 9-8
- registers
  - status/interrupt
    - control register (FCSMSIC) 9-7
  - reserved registers 9-7
  - selecting the clock source 9-8
  - setting the interrupt level 9-8, 9-36
  - using multiple FCSMs 9-7
- FCSMCNT 9-9
- FCSMSIC 9-7
- FE 7-54, 7-62, 7-63, 7-64
- Final sample time 8-12
- FLAG
  - bit in DASMSIC 9-36
  - bit in SICA 9-21
- Flowcharts 7-32
- FORCE - bit in SICA 9-21
- FORMERR 10-30
- FPSC 5-20
- FQCLK 8-25
- FQD D-28
- FQM D-10
- Frame 7-56
- Frames
  - overload 10-16
  - remote 10-16
- Framing Error Flag (FE) 7-54, 7-62, 7-63, 7-64
- FREEZ ACK 10-17
- FREEZE 7-12
  - assertion response (FRZ) 3-12
    - QADC 8-7, 8-35, 12-4
    - TPU 5-13
  - operation 4-5
- FREEZE (internal signal) 8-48
- Frequency measurement (FQM) D-10
  - parameters D-11
- FRZ 5-13, 8-7, 8-35, 10-11, 12-4
- FRZACK 10-11
- FULL 10-5
- Function
  - library for TPU 5-4

—G—

- glitches 9-46
- Global registers 8-34

—H—

- Hall effect decode (HALLD) D-19
  - parameters D-20
- HALLD D-19
- HALT 7-12, 7-27, 7-28, 7-43, 10-11
- Halt Acknowledge Flag (HALTA) 7-12, 7-24, 7-25

- HALTA and MODF Interrupt Enable (HMIE) 7-12, 7-27, 7-28
- Hang on T4 (HOT4) 5-13
- HOT4 5-13
- HSQR 5-17
- HSSR 5-17

—I—

- I/O port operation 8-8
- IACK 2-7, 3-14, 9-51
- IARB
  - TouCAN 10-24
  - TPU 5-5, 5-13
- IARB3
  - bit in MCSMSIC 9-13
  - bit in SICA 9-21
- ID
  - Extended (IDE) field 10-6
  - HIGH field 10-6
  - LOW field 10-6
- IDE 10-6
- Identifier (ID) 10-1
  - bit field 10-6
- IDLE 7-64, 10-31
- Idle
  - CAN status (IDLE) 10-31
- IDLE Flag 7-64
- Idle Time 7-57
- Idle-Line Detect 7-64
- Idle-Line Detect Type (ILT) 7-13
- Idle-Line Detected Flag (IDLE) 7-64
- Idle-Line Interrupt Enable (ILIE) 7-13, 7-51, 7-64
- Idle-Line Wakeup 7-65
- IEN - bit in SICA 9-21
- IFLAG 10-32
- IL[2:0]
  - bits in SICA 9-21
- ILIE 7-13, 7-51, 7-64
- ILT 7-13
- IMASK 10-32
- IMB 2-1, 2-7, 2-12, 8-1, 8-24
  - interface 2-24
- IMB3 4-2, 4-4, 4-5, 4-10, 4-11, 4-12, 4-15, 4-18, 4-21
  - breakpoint acknowledge cycle 4-9
- IN
  - bit in SICA 9-21
- Information processing time (IPT) 10-9
- Initial sample time 8-12
- Initializing the SCI 7-46
- Input
  - sample time (IST) 8-27, 8-49
- input capture
  - SASM IC mode 9-17
- input pins
  - DASM 9-25
  - FCSM 9-6, 9-8
  - MCSM 9-11, 9-13
  - SASM 9-16
- Interchannel communication 5-4
- Intermission 10-16

Intermodule bus (IMB) 8-1  
Intermodule bus 3 (IMB3) 4-1  
Interrupt  
    arbitration  
        IARB field  
            TouCAN 10-24  
            TPU 5-5, 5-13  
    priority  
        mask (IP) field 5-5  
interrupt acknowledge - see IACK  
interrupt arbitration number 9-51  
Interrupts  
    CPU32x 2-9  
    QADC 8-29  
    TOUCAN 10-19  
    TPU 5-5  
interrupts  
    DASM 9-34  
    FCSM 9-6  
    MCSM 9-11  
    PWMSM 9-42  
    SASM 9-17, 9-18, 9-19  
    setting the priority level 9-51  
    spurious interrupt vector 9-51  
    vector base number 9-50  
Invalid channel number 8-49  
IP 5-5  
IPL 3-14  
IPT 10-9  
IRQ 5-5  
IST 8-27, 8-49

-L-

LBUF 10-27  
Least significant bit (LSB) 8-14  
Length of Delay after Transfer or (DTL) 7-12  
LJSRR 8-51  
loading the MCSM counter register 9-10  
Lock  
    /release/busy mechanism 10-15  
Loop mode 2-21  
LOOPQ 7-12  
Low power stop (LPSTOP)  
    QADC 8-6  
Lowest buffer transmitted first (LBUF) 10-27  
Low-power  
    stop mode enable (STOP)  
        QADC 8-35  
        TPU 5-12  
LSB 8-14

-M-

M 7-13  
Mask  
    examples for normal/extended messages 10-8  
    registers (RX) 10-7  
Master In Slave Out (MISO) 7-5, 7-6, 7-41  
Master Mode 7-1, 7-39  
Master Mode Operation 7-39

Master Out Slave In (MOSI) 7-5, 7-6, 7-17, 7-39, 7-41  
Master Wraparound 7-40  
Master/Slave Mode Select (MSTR) 7-32, 7-39, 7-42  
maximum external clock frequency  
    FCSM 9-6, 9-8  
    MCSM 9-11, 9-13  
MCPWM D-21  
MCR 7-7  
MCSM  
    as free-running counter 9-11  
    block diagram 9-9  
    clock input pin - CTMC 9-11, 9-13  
    clocks 9-11  
    counter 9-10  
    counter overflow 9-13  
    counter register 9-14  
    driving the time base bus 9-13  
    effect of reset 9-10  
    event counter 9-11  
    flag clearing 9-13  
    freeze 9-12  
    input pin - CTML 9-11  
    interrupts 9-11  
    loading the counter register 9-10  
    maximum external clock frequency 9-11, 9-13  
    MCSMCNT — MCSM counter register 9-14  
    MCSMML — MCSM modulus latch register 9-14  
    MCSMSIC — MCSM status/interrupt/control register 9-12  
    modulus latch 9-10  
    modulus latch register 9-14  
    modulus load input pin - CTML 9-13  
    reserved registers 9-12  
    selecting CTML edge sensitivity 9-13  
    selecting the clock source 9-13  
    selecting the time base bus 9-11  
    setting the interrupt level 9-13  
    status/interrupt register 9-12  
MCSMCNT 9-14  
MCSMCNT — MCSM counter register 9-14  
MCSMML 9-14  
MCSMML — MCSM modulus latch register 9-14  
MCSMSIC 9-12  
MCSMSIC — MCSM status/interrupt/control register 9-12  
Message  
    buffer  
        address map 10-22  
        code for RX/TX buffers 10-5  
        deactivation 10-13  
        structure 10-3  
        format error (FORMERR) 10-30  
Mid-analog supply voltage 8-14  
minimum pulse width  
    DASM 9-24  
    PWMSM 9-43  
MISO 7-5, 7-6, 7-41  
Mode Fault Flag (MODF) 7-12, 7-24, 7-25, 7-28, 7-39  
Mode Select (M) 7-13  
MODE1, MODE0 - bit in SICA 9-22



## Modes

- disabled 8-18
- reserved 8-18
- scan. See Scan modes

## modes of operation

- DASM 9-25
  - DASM disable mode 9-26
  - DASM period measurement mode 9-27
  - DASM pulse width measurement mode 9-26
- event counting mode 9-6, 9-11
- input capture 9-17, 9-28
- output compare 9-17, 9-29
- output compare and toggle 9-18
- output port 9-18
- pulse width modulation 9-32
- STOP mode 9-49
- test mode 9-51

MODF 7-12, 7-24, 7-25, 7-28, 7-39

modulus latch 9-10

MOSI 7-5, 7-6, 7-17, 7-39, 7-41

Most significant bit (MSB) 8-14

MQ1 8-39

MQ2 8-41

MSB 8-14

MSTR 7-32, 7-39, 7-42

Multichannel pulse-width modulation (MCPWM) D-21

- parameters
  - master mode D-22
  - slave channel A
    - inverted center aligned mode D-26
    - non-inverted center aligned mode D-24
  - slave channel B
    - inverted center aligned mode D-27
    - non-inverted center aligned mode D-25
  - slave edge-aligned mode D-23

Multiphase motor commutation (COMM) D-17

- parameters D-18, D-19

multiple DASMs 9-35

Multiple end-of-queue 8-17

multiple FCSMs 9-7

multiple SASMs 9-19

Multiplexed analog inputs 8-5

MUX 8-8, 8-38

## —N—

New input capture/transistion counter (NITC) D-15

- parameters D-16

New Queue Pointer Value (NEWQP) 7-12, 7-25, 7-26, 7-32, 7-40, 7-42

NEWQP 7-12, 7-25, 7-26, 7-32, 7-40, 7-42

NF 7-54, 7-64

NITC D-15

Noise 7-62

Noise Error Flag (NF) 7-54, 7-64

Noise Flag 7-60

NOT ACTIVE 10-5

Not ready (NOTRDY) 10-21

NOTRDY 10-17, 10-21

NRZ 7-56

## —O—

OC D-33

open-drain 9-30, 9-34, 9-36

Operating Modes 7-32

output compare

- SASM OC mode 9-17

Output compare (OC) D-33

- parameters D-34

output compare and toggle

- SASM OCT mode 9-18

output flip-flop

- effect of reset 9-15, 9-30, 9-40

output pins

- DASM 9-25

- PWMSM 9-39

outputs

- SASM OP mode 9-18

Overload frames 10-16

OVERRUN 10-5

Overrun Error Flag (OR) 7-64

## —P—

P 8-49

Parameter RAM

- address map 5-22

Parity Enable (PE) 7-13, 7-52, 7-57

Parity Error Flag (PF) 7-54, 7-64

Parity Generation 7-58

Parity Type (PT) 7-13, 7-52

Pause (P) 8-15, 8-49

PCBK 5-14

PCS 7-31

PCS pins 7-31

PCS to SCK Delay (DSCK) 7-12, 7-24, 7-40, 7-43

PCS3

- 0/SS 7-24, 7-28, 7-39, 7-41, 7-42, 7-43

PCS3-PCS0/SS 7-5, 7-6

PE 7-13, 7-52, 7-57

Period

- /pulse-width accumulator (PPWA) D-31

- parameters D-32

period register values

- PWMSM 9-44

Periodic

- /interval timer 8-28

Peripheral Chip-Select 3-0/Slave Select (PCS3

- O/SS) 7-24, 7-28, 7-39, 7-41, 7-42, 7-43

Peripheral Chip-Select 3-0/Slave Select (PCS3-PC-

- SO/SS) 7-5, 7-6

Peripheral Chip-Selects 7-19

PF 7-54, 7-64

PF1 8-43

PF2 8-43

Phase buffer segment 1/2 (PSEG1/2) bit field 10-28

PIE1 8-39

PIE2 8-41

PORTQA 8-35, 8-36, 8-51

PORTQB 8-35, 8-36

PORTQS 7-28, 7-31





- PPWA D-31
- PQA 8-8
- PQB 8-4, 8-8
- PQSPAR 7-31, 7-39, 7-41
- Prescaler 8-26
  - clock
    - (PSCK) 5-12
    - high time (PSH) 8-38
    - low time (PSL) 8-38
  - clock high time (PSH) 8-26
  - clock low time (PSL) 8-26
  - control
    - for TCR1 5-5
    - for TCR2 5-7
  - divide
    - factor field 10-28
    - register (PRES DIV) 10-8, 10-27
- prescaler, switching on and off. 9-53
- PRES DIV (bit field) 10-28
- PRES DIV (register) 10-8, 10-9, 10-27
- Programmable
  - channel service priority 5-4
- Programmable Queue 7-19
- Programmable time accumulator (PTA) D-3
  - parameters D-4
- Propagation segment time (PROPSEG) 10-27
- PROPSEG 10-11, 10-27
- PSCK 5-12
- PSEG1 10-28
- PSEG2 10-9, 10-11, 10-28
- PSEGS1 10-11
- PSH 8-26, 8-38
- PSL 8-26, 8-38
- PT 7-13, 7-52
- PTA D-3
- Pulse-width modulation (PWM) D-35
  - parameters D-36, D-43
- PWM D-35
  - registers
    - counter register (PWMC) 9-48
    - period register (PWMA) 9-47
    - pulse width register (PWMB) 9-48
- PWMA 9-47
- PWMA — PWM period register 9-47
- PWMB 9-48
- PWMB — PWM pulse width register 9-48
- PWMC 9-48
- PWMC — PWM counter register 9-48
- PWMSIC — Status, interrupt and control register 9-44
- PWMSM
  - block diagram 9-39
  - clock rate selection 9-47
  - clock selection 9-40
  - coherency 9-42
  - comparators 9-40
  - counter 9-40
  - effect of reset on counter 9-40
  - effect of reset on output flip-flop 9-40
  - enabling and disabling the PWMSM 9-46
  - freeze 9-42

- frequency 9-42, 9-43
- interrupts 9-42
- maximum duty cycle 9-42
- minimum pulse width 9-43
- output flip-flop 9-39, 9-41
- output pin 9-39
- output pulse width 9-41
- period registers 9-40
- pulse width 9-42, 9-43
- pulse width register values 9-44
- pulse width registers 9-41
- PWMA — PWM period register 9-47
- PWMB — PWM pulse width register 9-48
- PWMC — PWM counter register 9-48
- PWMSIC — Status, interrupt and control register 9-44
- reinitialization 9-46
- resolution 9-42
- selecting the counter clock source 9-46
- selecting the output pin polarity 9-47
- setting the polarity of the output signal 9-46
- timing (electricals) E-31, E-32

## —Q—

- QACR0 8-37
- QACR1 8-38
- QACR2 8-40, 8-41
- QADC
  - electrical characteristics (operating)
    - AC E-26
    - DC E-25
  - features 8-2
  - pin functions diagram 8-2
  - registers
    - interrupt register (QADCINT) 8-34
    - module configuration register (QADCMCR) 8-6, 8-34, 12-4
  - port
    - A data register (PORTQA) 8-35
    - B data register (PORTQB) 8-35
    - data direction register (DDRQA) 8-35
    - status register 1 (QASR1) 8-44
- QADC64
  - registers
    - control register 0 (QACR0) 8-37
    - control register 1 (QACR1) 8-38
    - control register 2 (QACR2) 8-41
    - conversion command word table (CCW) 8-48
    - interrupt register (QAD64CINT) 8-36
    - left justified, signed result register (LJSRR) 8-51
    - module configuration register (QADC64MCR) 8-35
  - port
    - A data register (PORTQA) 8-35
    - B data register (PORTQB) 8-35
    - QB data register (PORTQB) 8-36
    - PORTQA data direction register (DDRQA) 8-37
    - PORTQA data register (PORTQA) 8-36
    - right justified, unsigned result register (RJURR) 8-51



- status register 0 (QASR0) 8-43
- QADC64INT 8-36
- QADC64MCR 8-35
- QADCINT 8-34
- QADCMCR 8-6, 8-34, 12-4
- QASR 8-42
- QASR0 8-43
- QASR1 8-44
- QCLK 8-24
  - frequency 8-25
- QDDR 7-5, 7-12, 7-17, 7-56, 7-57, 7-58
- QILR 7-12
- QIVR 7-12, 7-15
- QMCR 7-4, 7-11, 7-13
- QOM D-5
- QPAR 7-5, 7-12, 7-16
- QPDR 7-5, 7-12, 7-16, 7-56, 7-58
- QS 8-43
- QSM 7-21
- QSM Configuration 7-11
- QSM Configuration Register (QMCR) 7-4, 7-11, 7-13
- QSM Data Direction Register (DDRQS) 7-28, 7-39, 7-41
- QSM Data Direction Register (QDDR) 7-5, 7-12, 7-17, 7-56, 7-57, 7-58
- QSM Global Registers 7-4, 7-13
- QSM Interrupt Level Register (QILR) 7-12
- QSM Interrupt Vector Register (QIVR) 7-12, 7-15
- QSM Memory Map 7-2
- QSM Pin Assignment Register (PQSPAR) 7-31, 7-39, 7-41
- QSM Pin Assignment Register (QPAR) 7-5, 7-12, 7-16
- QSM Pin Control Registers 7-16
- QSM Port Data Register (PORTQS) 7-28, 7-31
- QSM Port Data Register (QPDR) 7-5, 7-12, 7-16, 7-56, 7-58
- QSPI Block Diagram 7-20
- QSPI Control Register 0 (SPCR0) 7-5, 7-12, 7-21, 7-32
- QSPI Control Register 1 (SPCR1) 7-12, 7-21, 7-23, 7-39
- QSPI Control Register 2 (SPCR2) 7-12, 7-21, 7-24, 7-26, 7-28, 7-30, 7-32, 7-40, 7-43
- QSPI Control Register 3 (SPCR3) 7-12, 7-26
- QSPI Enable (SPE) 7-12, 7-21, 7-28, 7-40, 7-41, 7-42, 7-43, 7-44
- QSPI Finished Flag (SPIF) 7-12, 7-25, 7-28, 7-42, 7-43
- QSPI Initialization Operation 7-33
- QSPI Loop Mode (LOOPQ) 7-12
- QSPI Master Operation 7-34, 7-35, 7-36
- QSPI Pins 7-6
- QSPI Programmer's Model and Registers 7-21
- QSPI RAM 7-2, 7-5, 7-24, 7-26, 7-28, 7-31, 7-32
- QSPI Registers 7-21
- QSPI Slave Operation 7-37, 7-38
- QSPI Status Register (SPSR) 7-27, 7-28, 7-29, 7-32, 7-40, 7-43
- QSPI SUBMODULE 7-18
- QSPI Submodule Diagram 7-20
- Queue 8-15
  - status (QS) 8-43
- Queue 1
  - completion

- flag (CF1) 8-43
- interrupt enable (CIE1) 8-39
- operating mode (MQ1) 8-39
- pause
  - flag (PF1) 8-43
  - interrupt enable (PIE1) 8-39
- single-scan enable (SSE1) 8-39
- trigger overrun (TOR1) 8-43
- Queue 2
  - completion
    - flag (CF2) 8-43
    - interrupt enable (CIE2) 8-41
  - operating mode (MQ2) 8-41
  - pause
    - flag (PF2) 8-43
    - interrupt enable (PIE2) 8-41
  - resume (RES) 8-41
  - single-scan enable bit (SSE2) 8-41
  - trigger overrun (TOR2) 8-43
- Queue Pointer 7-19
- Queued
  - analog-to-digital converter. See QADC 8-1
- Queued analog to digital converter module 1-1
- Queued output match TPU function (QOM) D-5
  - parameters D-6
- Queued serial module 1-1, 1-2

## -R-

- RAMBAH, RAMBAL 12-5
- RASP
  - encoding 12-4
- RDR 7-53, 7-54, 7-55, 7-59, 7-63, 7-64
- RDRF 7-60, 7-63, 7-64
- RE 7-13, 7-46, 7-59, 7-63
- Receive
  - error status flag (RXWARN) 10-31
- Receive Data (RXD) 7-5, 7-59
- Receive Data RAM 7-29
- Receive Data Register (RDR) 7-53, 7-54, 7-55, 7-59, 7-63, 7-64
- Receive Data Register Full Flag (RDRF) 7-60, 7-63, 7-64
- Receiver Bit Processor 7-58, 7-60
- Receiver Enable (RE) 7-13, 7-46, 7-59, 7-63
- Receiver Functional Operation 7-63
- Receiver Operation 7-58
- Receiver Wakeup (RWU) 7-13, 7-50, 7-65
- Reception of transmitted frames 10-13
- Register diagrams
  - CMD (DLCMD2 command register) 11-35, 11-38
  - FASRAM (comparator status register) 4-20
  - FASRAM (FASRAM comparator value 0 register) 4-18
  - FBAR-H (base address register) 4-17
  - FBAR-L (base address register) 4-17
  - FMATCH (most recent match address register) 4-20
  - ILR (DLCMD2 interrupt level register) 11-30
  - IPR (DLCMD2 interrupt pending register) 11-29
  - MCR (DLCMD2 module configuration register) 11-27
  - RDATA (DLCMD2 receive data register) 11-43
  - SCTL (DLCMD2 symbol timing control and



- pre-scaler register) 11-31, 11-33
- STAT (DLCMD2 status register) 11-41
- Registers 8-51
  - array base address registers (FBAR) 4-16
  - BAR-L (base address register) 4-17
  - CMD (DLCMD2 command register) 11-35, 11-38
  - FASRAM (comparator status register) 4-20
  - FASRAM (FASRAM comparator value 0 register) 4-18
  - FASRAM model configuration register (FMCR) 4-15
  - FBAR-H (base address register) 4-17
  - FMATCH (most recent match address register) 4-20
  - ILR (DLCMD2 interrupt level register) 11-30
  - IPR (DLCMD2 interrupt pending register) 11-29
  - MCR (DLCMD2 module configuration register) 11-27
  - RDATA (DLCMD2 receive data register) 11-43
  - SCTL (DLCMD2 symbol timing control and pre-scaler register) 11-31, 11-33
  - STAT (DLCMD2 status register) 11-41
- Remote
  - frames 10-16
  - transmission request (RTR) 10-4, 10-6
- RES 8-41
- Reserved
  - channel number 8-49
  - mode 8-18
- resets
  - effect on FCSM counter 9-5
  - effect on MCSM 9-10
  - effect on output flip-flop 9-40
  - effect on PWMSM counter 9-40
- Resistor-divider chain 8-14
- Resolution time 8-12
- Result word table 8-1, 8-15, 8-51
- Resynchronization jump width (RJW) bit field 10-28
- RJURR 8-51
- RJW 10-11, 10-28
- RT1-RT16 7-58
- RTR 10-4, 10-6, 10-16
- RWU 7-13, 7-50, 7-65
- RX
  - Length 10-4
- RX14MSKHI 10-29
- RX14MSKLO 10-29
- RX15MSKHI 10-30
- RX15MSKLO 10-30
- RXD 7-5, 7-59
- RXD pin 7-59, 7-63, 7-64
- RXECTR 10-33
- RXGMSKHI 10-29
- RXGMSKLO 10-29
- RXWARN 10-31

—S—

- S0 7-14
- SAMP 10-27
- Sample amplifier bypass (BYP) 8-49
- Sampling mode (SAMP) 10-27
- SAR 8-14
- SASM

- block diagram 9-15
- capturing the time base bus value 9-17
- changing mode 9-17
- channel A block diagram 9-16
- channel interrupt priority 9-19
- clearing flags 9-17, 9-18
- data register A 9-22
- data register B 9-23
- effect of reset on output flip-flop 9-15
- enabling interrupts 9-21
- flag clearing 9-16, 9-21
- forcing an output compare 9-18
- freeze 9-19
- IC mode 9-17
- input pin 9-16
- interrupts 9-17, 9-18, 9-19
- modes of operation 9-16
- multiple SASMs 9-19
- OC mode 9-17
- OCT mode 9-18
- OP mode 9-18
- output flip-flop 9-16, 9-17, 9-18, 9-19
- SDATA — SASM data register A 9-22
- SDATB — SASM data register B 9-23
- selecting input capture edge sensitivity 9-22
- selecting the mode of operation 9-22
- selecting the time base bus 9-21
- setting the interrupt level 9-21
- SICA — SASM status/interrupt/control register A 9-20
- SICB — SASM status/interrupt/control register B 9-22
- simultaneous interrupts 9-21
- spurious interrupts 9-17
- status/interrupt control register A 9-20
- status/interrupt control register B 9-22
- time base bus 9-18
- vectors, vector numbers 9-19
- SBK 7-58
- Scan modes
  - single-scan modes
  - external trigger 8-20
- SCBR 7-49, 7-58
- SCI 7-1
  - SCCR0 7-12, 7-46, 7-49
  - SCCR1 7-5, 7-6, 7-13, 7-46, 7-50, 7-56, 7-58, 7-59, 7-63, 7-65
  - SCDR 7-13, 7-52, 7-53, 7-55, 7-63
  - SCI Baud 7-49
  - SCI Baud Rates 7-49
  - SCI Pins 7-5
  - SCI SUBMODULE 7-17
  - SCSR 7-13, 7-45, 7-50, 7-52, 7-53, 7-57
- SCI Control Register 0 (SCCR0) 7-12, 7-46, 7-49
- SCI Control Register 1 (SCCR1) 7-5, 7-6, 7-13, 7-46, 7-50, 7-56, 7-58, 7-59, 7-63, 7-65
- SCI Data Register (SCDR) 7-13, 7-52, 7-53, 7-55, 7-63
- SCI Programmer's Model and Registers 7-45
- SCI Receiver Block Diagram 7-47
- SCI Status Register (SCSR) 7-13, 7-45, 7-50, 7-52, 7-53,



7-57  
SCI SUBMODULE 7-44  
SCI Transmitter Block Diagram 7-48  
SCK 7-5, 7-6, 7-12, 7-16, 7-22, 7-39, 7-41, 7-42  
SCK Baud Rate 7-23  
S-clock 10-8  
SDATA 9-22  
SDATA — SASM data register A 9-22  
SDATB 9-23  
SDATB — SASM data register B 9-23  
Send Break (SBK) 7-58  
Serial Clock (SCK) 7-5, 7-6, 7-12, 7-16, 7-22, 7-39, 7-41, 7-42  
Serial Clock Baud Rate (SPBR) 7-23  
Serial Interface 7-1  
Service  
    request breakpoint flag (SRBK) 5-14  
SICA 9-20  
SICA — SASM status/interrupt/control register A 9-20  
SICB 9-22  
SICB — SASM status/interrupt/control register B 9-22  
SIGNAL DESCRIPTIONS 7-5  
Slave Mode 7-1, 7-41  
Slave Operation 7-41  
Slave Select (SS) 7-28, 7-32  
Slave Wraparound Mode 7-43  
SOF 10-9  
Soft reset control field (SOFT\_RST) 5-20  
SOFT\_RST 5-20  
SOFTTRST 10-11  
SPBR 7-23  
SPCR0 7-5, 7-12, 7-21, 7-32  
SPCR1 7-12, 7-21, 7-23, 7-39  
SPCR2 7-12, 7-21, 7-24, 7-26, 7-28, 7-30, 7-32, 7-40, 7-43  
SPCR3 7-12, 7-26  
SPE 7-12, 7-21, 7-28, 7-40, 7-41, 7-42, 7-43, 7-44  
SPI 7-18  
    SPI Bus Master 7-32  
    SPI Master Arbitration 7-39  
    SPIFIE 7-12, 7-28, 7-40, 7-43  
    TSBD 7-14, 7-15, 7-17, 7-18  
SPI Finished Interrupt Enable (SPIFIE) 7-12, 7-28, 7-40, 7-43  
SPI Test Scan Path Select (TSBD) 7-14, 7-15, 7-17, 7-18  
SPIF 7-12, 7-25, 7-28, 7-42, 7-43  
SPSR 7-27, 7-28, 7-29, 7-32, 7-40, 7-43  
SPWM D-39  
SRAM  
    registers  
        arraybaseaddressregister(RAMBAH,RAMBAL) 12-5  
        supervisor space only 7-14  
SRBK 5-14  
SRR 10-6  
SS 7-28, 7-32  
SSE1 8-39  
SSE2 8-41  
Standard  
    message format 10-1  
frames 10-4  
Start  
    -of-frame (SOF) symbol 10-9  
Start Bit 7-56  
Start bit 7-59  
Start Search Example 1 7-60  
Start Search Example 2 7-60  
Start Search Example 3 7-61  
Start Search Example 4 7-61  
Start Search Example 5 7-62  
Start Search Example 6 7-62  
Start Search Example 7 7-63  
State machine 8-25  
Status register (QASR) 8-42  
STF 5-12  
STOP 4-17, 5-12, 7-12, 8-35, 10-17  
Stop  
    clocks to TCRs (CLKS) 5-13  
    enable (STOP) bit  
        QADC 8-6  
        TOUCAN 10-17  
        TPU 5-12  
    flag (STF) 5-12  
Stop Bit 7-56  
Stop Enable (STOP) 7-12  
STUFFERR 10-30  
Subqueue 8-15  
Substitute remote request (SRR) 10-6  
Successive approximation register (SAR) 8-14  
Supervisor  
    /unrestricted data space (SUPV)  
        QADC 8-35, 12-4  
        SCIM2 9-21  
        TPU 5-12  
Supervisor mode  
    and SRAM 7-14  
Supervisor/Unrestricted (SUPV) 7-4, 7-12  
SUPV 7-4, 7-12, 8-8, 8-35, 9-21, 12-4  
synchronization of counters 9-5  
synchronization of submodules 9-53  
Synchronized pulse-width modulation (SPWM) D-39  
    parameters D-40, D-41  
-T-  
T2CFILTER 5-20  
T2CG 5-7, 5-12  
T2CLK clock pin 5-2  
T2CLK pin filter control (T2CFILTER) 5-20  
T2CSL 5-13  
Table stepper motor (TSM) D-7  
    parameters  
        master mode D-8  
        slave mode D-9  
TC 7-52  
TCNMCR 10-23  
TCR1 timer count register 5-2  
TCR1P 5-12  
TCR2 clock/gate control (T2CG) 5-12  
TCR2 timer count register 5-2  
TDR 7-53, 7-55, 7-56, 7-57



TDRE 7-52, 7-57, 7-58  
TE 7-5, 7-13, 7-46, 7-56, 7-58  
TICR 5-15, 5-21  
TIE 7-13  
Time  
    quanta clock 10-8  
    stamp 10-4, 10-10  
time base bus  
    DASM 9-36  
    MCSM 9-11  
    reading 9-51  
    SASM 9-17, 9-18  
    selecting 9-11, 9-21, 9-36  
Time processor units (TPU3) 1-3  
TIMER 10-28  
Timer  
    count register  
        1 prescaler control (TCR1P) 5-12  
    synchronize mode (TSYNC) 10-27  
Timer processor units (TPU3) 1-1  
toggle 9-18  
TOR1 8-43  
TOR2 8-43  
Totem pole 9-30  
totem pole 9-34, 9-36  
TOUCAN  
    address  
        map 10-20  
    bit timing configuration 10-8  
        operation 10-9  
    external pins 10-2  
    initialization sequence 10-11  
    interrupts 10-19  
    message buffer address map 10-22  
    operation 10-3  
    receive process 10-13  
    registers  
        control register 0 (CANCTRL0) 10-25  
        control register 1 (CTRL1) 10-8  
        control register 1 (CANCTRL1) 10-26  
        control register 2 (CANCTRL2) 10-28  
        control register 2 (CTRL2) 10-8  
        error and status register (ESTAT) 10-30  
        free running timer register (TIMER) 10-28  
    interrupt  
        configuration register (CANICR) 10-24  
        flag register (IFLAG) 10-32  
        mask register (IMASK) 10-32  
    module configuration register (TCNMCR) 10-23  
    receive  
        buffer 14 mask registers (RX14MSKHI/LO) 10-29  
        buffer 15 mask registers (RX15MSKHI/LO) 10-30  
        global mask registers (RXGMSKLO/HI) 10-29  
        RX/TX error counter registers (RLECTR/TXEC-TR) 10-33  
    special operating modes 10-16  
        auto power save mode 10-18  
        debug mode 10-16  
        low-power stop mode 10-17  
    transmit process 10-12  
TPU  
    components 5-2  
    FREEZE flag (TPUF) 5-15  
    function library 5-4  
    host interface 5-2  
    interrupts 5-5  
    microengine 5-2  
    operation 5-3  
        coherency 5-4  
        emulation support 5-4  
        event timing 5-3  
        interchannel communication 5-4  
        programmable channel service priority 5-4  
    parameter RAM 5-2, 5-22  
    registers  
        channel  
            function select registers (CFSR) 5-16  
            interrupt  
                enable register (CIER) 5-5, 5-15  
                status register (CISR) 5-5, 5-19  
                priority registers (CPR) 5-18  
        development  
            support control register (DSCR) 5-13  
            support status register (DSSR) 5-14  
        host  
            sequence registers (HSQR) 5-17  
            service request registers (HSSR) 5-17  
        module configuration register (TPUMCR) 5-12  
        TPU interrupt configuration register (TICR) 5-15, 5-21  
    scheduler 5-2  
    time  
        bases 5-2  
        timer channels 5-2  
TPU2  
    module configuration register 2 (TPUMCR2) 5-20  
TPU3 5-1  
TPUF 5-15  
TPUMCR 5-12  
TPUMCR2 5-20  
Transfer Delay 7-19  
Transfer Length 7-19  
Transfer Mode 7-20  
Transmit  
    /receive status (TX/RX) 10-31  
    bit error (BITERR) 10-30  
    error status flag (TXWARN) 10-30  
    pin configuration control (TXMODE) 10-25  
Transmit Complete Flag (TC) 7-52  
Transmit Data (TXD) 7-5, 7-17, 7-18, 7-22, 7-56, 7-57  
Transmit Data RAM 7-29, 7-30  
Transmit Data Register (TDR) 7-53, 7-55, 7-56, 7-57  
Transmit Data Register Empty Flag (TDRE) 7-52, 7-57, 7-58  
Transmit Interrupt Enable (TIE) 7-13  
Transmitter Enable (TE) 7-5, 7-13, 7-46, 7-56, 7-58  
Transmitter Operation 7-56

Trigger  
event 8-46

TSM D-7

T<sub>SR</sub> 8-7

TSYNC 10-27

TX

Length 10-4

TX/ $\overline{\text{RX}}$  10-31

TXD 7-5, 7-17, 7-18, 7-22, 7-56, 7-57

TXECTR 10-33

TXMODE 10-25

TXWARN 10-30

–Z–

Zero percent and one hundred percent ‘pulses’ 9-41



–U–

UART D-12

Universal asynchronous receiver/transmitter (UART)  
D-12

parameters

receiver parameters D-14

transmitter parameters D-13

–V–

VB 4-1, 4-4, 4-5, 4-11, 4-15, 4-22

VCO 7-49

VDD 4-3, 4-16

V<sub>DD</sub> 8-6

V<sub>DDA</sub> 8-6

V<sub>DDA/2</sub> 8-14

VDDSYN 3-11

V<sub>IH</sub> 8-8

V<sub>IL</sub> 8-8

Voltage

reference pins 8-5

V<sub>RH</sub> 8-5, 8-14, 8-49

V<sub>RL</sub> 8-5, 8-14, 8-49

VSS 4-3

V<sub>SS</sub> 8-6

V<sub>SSA</sub> 8-6

VSTBY 4-3, 4-15

–W–

WAKE 7-13, 7-65

Wake interrupt (WAKEINT) 10-31

WAKEINT 10-17, 10-31

WAKEMSK 10-17

Wakeup by Address Mark (WAKE) 7-13, 7-65

wired-or 9-36

Wired-OR Mode for QSPI Pins (WOMQ) 7-5, 7-39

Wired-OR Mode for SCI Pins (WOMS) 7-5, 7-13, 7-58

WOMQ 7-5, 7-39

WOMS 7-5, 7-13, 7-58

WOR - bit in DASMSIC 9-36

Wrap Enable (WREN) 7-12, 7-26, 7-28, 7-41

Wrap To (WRTO) 7-12, 7-26

Wraparound Transfer Mode 7-19

WREN 7-12, 7-26, 7-28, 7-41

WRTO 7-12, 7-26