



PREFACE

Section 1

OVERVIEW DESCRIPTION

1.1	Introduction	1-1
1.2	MC68F375 Feature List	1-1
1.3	Module Descriptions	1-3
1.3.1	Central Processing Unit Module – CPU32	1-3
1.3.2	Single Chip Integration Module – SCIM2E	1-3
1.3.3	Queued Analog to Digital Converter Module – QADC64	1-3
1.3.4	Analog Multiplexer – AMUX	1-4
1.3.5	Queued Serial Multi-Channel Communications Module – QSMCM	1-4
1.3.6	TouCAN Module	1-4
1.3.7	Enhanced Time Processing Unit – TPU3	1-4
1.3.8	DPTRAM TPU Emulation RAM Module – DPTRAM	1-5
1.3.9	1T Flash Electrically Erasable Read Only Memory – CMFI	1-5
1.3.10	Static RAM – SRAM	1-5
1.3.11	Mask Programmable Read Only Memory – ROM	1-5
1.3.12	Configurable Timer Module 9 – CTM9	1-6
1.4	Referenced Documents	1-6
1.5	MC68F375 Functional Block Diagram	1-7
1.6	MC68F375 Pin Usage	1-8
1.7	Address Map	1-9
1.7.1	Address Bus Decoding	1-9

Section 2

SIGNAL DESCRIPTIONS

2.1	Pin Characteristics	2-1
2.2	Pinout	2-7
2.2.1	Pinout Diagram	2-7

Section 3

CENTRAL PROCESSOR UNIT

3.1	General	3-1
3.2	CPU32 Registers	3-2
3.2.1	Data Registers	3-4
3.2.2	Address Registers	3-5
3.2.3	Program Counter	3-6
3.2.4	Control Registers	3-6
3.2.4.1	Status Register	3-6
3.2.4.2	Alternate Function Code Registers	3-7

Paragraph Number

Page Number



3.2.5 Vector Base Register (VBR)	3-7
3.3 Memory Organization	3-7
3.4 Virtual Memory	3-9
3.5 Addressing Modes	3-9
3.6 Processing States	3-9
3.7 Privilege Levels	3-10
3.8 Instructions	3-10
3.8.1 M68000 Family Compatibility	3-15
3.8.2 Special Control Instructions	3-15
3.8.2.1 Low-Power Stop (LPSTOP)	3-15
3.8.2.2 Table Lookup and Interpolate (TBL)	3-15
3.8.2.3 Loop Mode Instruction Execution	3-15
3.9 Exception Processing	3-16
3.9.1 Exception Vectors	3-16
3.9.2 Types of Exceptions	3-18
3.9.3 Exception Processing Sequence	3-18
3.10 Development Support	3-18
3.10.1 M68000 Family Development Support	3-19
3.10.2 Background Debug Mode	3-19
3.10.3 Enabling BDM	3-20
3.10.4 BDM Sources	3-20
3.10.4.1 External BKPT Signal	3-21
3.10.4.2 BGND Instruction	3-21
3.10.4.3 Double Bus Fault	3-21
3.10.4.4 Peripheral Breakpoints	3-21
3.10.5 Entering BDM	3-21
3.10.6 BDM Commands	3-22
3.10.7 Background Mode Registers	3-23
3.10.7.1 Fault Address Register (FAR)	3-23
3.10.7.2 Return Program Counter (RPC)	3-23
3.10.7.3 Current Instruction Program Counter (PCC)	3-24
3.10.8 Returning from BDM	3-24
3.10.9 Serial Interface	3-24
3.10.10 Recommended BDM Connection	3-26
3.10.11 Deterministic Opcode Tracking	3-26
3.10.12 On-Chip Breakpoint Hardware	3-27

Section 4 SINGLE-CHIP INTEGRATION MODULE 2 (SCIM2E)

4.1 Overview	4-1
4.2 System Configuration	4-2
4.2.1 SCIM Module Configuration Register	4-2
4.2.2 Module Mapping	4-4

Paragraph Number

Page Number



4.2.3	Interrupt Arbitration	4-4
4.2.4	Noise Reduction in Single-Chip Mode	4-4
4.2.5	Show Internal Cycles	4-5
4.2.6	FREEZE Assertion Response	4-5
4.3	System Clock	4-5
4.3.1	System Clock Sources	4-6
4.3.2	Clock Synthesizer Submodule	4-6
4.3.3	Slow Reference Mode	4-8
4.3.4	Fast Reference Mode	4-11
4.3.5	External Clock Mode	4-13
4.3.6	Clock Synthesizer Control Register	4-14
4.3.6.1	Frequency control Bits (X,W,Y)	4-15
4.3.6.2	E Clock Divide Rate (EDIV)	4-15
4.3.6.3	Loss of Clock Oscillator Disable (LOSCD)	4-15
4.3.6.4	Limp Mode (SLIMP)	4-15
4.3.6.5	Synthesizer Lock (SLOCK)	4-16
4.3.6.6	Reset Enable (RSTEN)	4-16
4.3.6.7	Low Power Stop Mode SCIM2 Clock (STSCIM)	4-16
4.3.6.8	Low Power Stop Mode External Clock (STEXT)	4-16
4.3.7	Clock Circuits Operation	4-16
4.3.7.1	Synthesizer Circuit	4-16
4.3.7.2	Phase Comparator and Filter	4-16
4.3.7.3	Lock Detect Circuit	4-18
4.3.7.4	Clock Control Circuit	4-18
4.3.7.5	Loss Of Clock Detect Circuit (LOC)	4-18
4.3.8	Basic Operation	4-18
4.3.8.1	POR Characteristics	4-19
4.3.8.2	External Clock Operating Mode	4-19
4.3.8.3	PLL Operating Mode	4-19
4.3.8.4	RSTEN Bit Operation	4-19
4.3.8.5	Reset Conditions	4-19
4.3.8.6	Low Power Operation	4-20
4.3.8.7	Loss of Reference Signal	4-22
4.4	System Protection	4-23
4.4.1	System Protection Control Register	4-24
4.4.2	Reset Status	4-25
4.4.3	Bus Monitor	4-25
4.4.4	Halt Monitor	4-25
4.4.5	Spurious Interrupt Monitor	4-26
4.4.6	Software Watchdog	4-26
4.4.6.1	Software Watchdog Service Register	4-28
4.4.7	Periodic Interrupt Timer	4-28
4.4.8	Interrupt Priority and Vectoring for the Periodic Interrupt Timer	4-29

Paragraph Number

Page Number



4.4.9 Low Power Stop Mode	4-30
4.4.9.1 Periodic Interrupt Control Register	4-30
4.4.9.2 Periodic Interrupt Timer Register	4-31
4.5 External Bus Interface	4-31
4.5.1 Bus Control Signals	4-32
4.5.1.1 Address Bus	4-32
4.5.1.2 Address Strobe	4-32
4.5.1.3 Data Bus	4-32
4.5.1.4 Data Strobe	4-34
4.5.1.5 Read/Write Signal	4-34
4.5.1.6 Size Signals	4-34
4.5.1.7 Function Codes	4-34
4.5.1.8 Data Size Acknowledge Signals	4-35
4.5.1.9 Bus Error Signal	4-35
4.5.1.10 Halt Signal	4-35
4.5.1.11 Autovector Signal	4-36
4.5.2 Dynamic Bus Sizing	4-36
4.5.3 Operand Alignment	4-37
4.5.4 Misaligned Operands	4-37
4.5.5 Operand Transfer Cases	4-37
4.6 Bus Operation	4-38
4.6.1 Synchronization to CLKOUT	4-39
4.6.2 Regular Bus Cycle	4-39
4.6.2.1 Read Cycle	4-40
4.6.2.2 Write Cycle	4-40
4.6.3 Fast Termination Cycles	4-41
4.6.4 CPU Space Cycles	4-42
4.6.4.1 Breakpoint Acknowledge Cycle	4-43
4.6.4.2 LPSTOP Broadcast Cycle	4-46
4.6.5 Bus Exception Control Cycles	4-46
4.6.5.1 Bus Errors	4-48
4.6.5.2 Double Bus Faults	4-48
4.6.5.3 Retry Operation	4-49
4.6.5.4 Halt Operation	4-49
4.6.6 External Bus Arbitration	4-50
4.6.6.1 Show Cycles	4-51
4.7 Reset	4-52
4.7.1 SCIM2E Reset Control Logic	4-52
4.7.1.1 SCIM2E Reset Control Flow	4-53
4.7.2 Reset Exception Processing	4-55
4.7.3 Reset Source Summary	4-55
4.7.4 Reset Status Register	4-56
4.7.5 Reset Timing	4-56

Paragraph Number

Page Number



4.7.6	Power-On Reset	4-57
4.7.7	Pin State During Reset	4-58
4.7.7.1	Reset States of SCIM2E Pins	4-58
4.7.7.2	Reset States of Pins Assigned to Other MCU Modules	4-59
4.7.8	Operating Configuration Out of Reset	4-60
4.7.8.1	Operating Mode Selection	4-60
4.7.8.2	Data Bus Mode Selection	4-62
4.7.8.3	Single-Chip Mode	4-64
4.7.8.4	Fully (16-bit) Expanded Mode	4-66
4.7.8.5	Breakpoint Mode Selection	4-68
4.7.8.6	Emulation Mode Selection	4-69
4.7.9	Use of the Three-State Control Pin	4-69
4.8	Interrupts	4-70
4.8.1	Interrupt Exception Processing	4-70
4.8.2	Interrupt Priority and Recognition	4-70
4.8.3	Interrupt Acknowledge and Arbitration	4-71
4.8.4	Interrupt Processing Summary	4-73
4.9	Chip Selects	4-73
4.9.1	Chip-Select Pin Assignment Register	4-75
4.9.1.1	Port C Data Register	4-78
4.9.2	Chip-Select Base Address Registers	4-78
4.9.3	Chip-Select Option Registers	4-80
4.9.4	Chip-Select Operation	4-84
4.9.4.1	Using Chip-Select Signals for Interrupt Acknowledge Cycle Termination	4-84
4.9.4.2	Chip-Select Reset Operation	4-85
4.10	General-Purpose Input/Output	4-87
4.10.1	Ports A and B	4-88
4.10.2	Port A and B Data Registers	4-88
4.10.3	Port E	4-88
4.10.3.1	Port E Data Register	4-89
4.10.3.2	Port E Data Direction Register	4-89
4.10.3.3	Port E Pin Assignment Register	4-89
4.10.4	Port F	4-90
4.10.4.1	Port F Data Register	4-91
4.10.4.2	Port F Data Direction Register	4-92
4.10.4.3	Port F Pin Assignment Register	4-92
4.10.4.4	Port F Edge-Detect Flag Register	4-93
4.10.4.5	Port F Edge-Detect Interrupt Vector	4-93
4.10.4.6	Port F Edge-Detect Interrupt Level	4-93
4.10.5	Port G	4-93
4.10.5.1	Port G and H Data Registers	4-94
4.10.5.2	Port G and H Data Direction Registers	4-94
4.10.6	Port H	4-94



Section 5

QUEUED ANALOG-TO-DIGITAL CONVERTER MODULE-64

5.1 Overview	5-1
5.2 Features	5-2
5.3 QADC64 Pin Functions	5-2
5.3.1 Port A Pin Functions	5-4
5.3.1.1 Port A Analog Input Pins	5-4
5.3.1.2 Port A Digital Input/Output Pins	5-4
5.3.2 Port B Pin Functions	5-4
5.3.2.1 Port B Analog Input Pins	5-4
5.3.2.2 Port B Digital Input Pins	5-4
5.3.3 External Trigger Input Pins	5-5
5.3.4 Multiplexed Address Output Pins	5-5
5.3.5 Multiplexed Analog Input Pins	5-5
5.3.6 Voltage Reference Pins	5-5
5.3.7 Dedicated Analog Supply Pins	5-6
5.3.8 External Digital Supply Pin	5-6
5.3.9 Digital Supply Pins	5-6
5.4 QADC64 Bus Interface	5-6
5.5 Module Configuration	5-6
5.5.1 Low-Power Stop Mode	5-6
5.5.2 Freeze Mode	5-7
5.5.3 Supervisor/Unrestricted Address Space	5-7
5.6 General-Purpose I/O Port Operation	5-8
5.6.1 Port Data Register	5-8
5.6.2 Port Data Direction Register	5-9
5.7 External Multiplexing Operation	5-9
5.8 Analog Input Channels	5-11
5.9 Analog Subsystem	5-11
5.9.1 Conversion Cycle Times	5-12
5.9.1.1 Amplifier Bypass Mode Conversion Timing	5-13
5.9.2 Front-End Analog Multiplexer	5-14
5.9.3 Digital-to-Analog Converter Array	5-14
5.9.4 Comparator	5-14
5.9.5 Successive Approximation Register	5-14
5.10 Digital Control Subsystem	5-14
5.10.1 Queue Priority	5-15
5.10.2 Queue Boundary Conditions	5-17
5.10.3 Scan Modes	5-18
5.10.3.1 Disabled Mode	5-18
5.10.3.2 Reserved Mode	5-18
5.10.3.3 Single-Scan Modes	5-18
5.10.3.4 Continuous-Scan Modes	5-21

Paragraph Number

Page Number



5.10.4	QADC64 Clock (QCLK) Generation	5-25
5.10.5	Periodic/Interval Timer	5-29
5.11	Interrupts	5-29
5.11.1	Interrupt Operation	5-30
5.11.1.1	Polled and Interrupt-Driven Operation	5-30
5.11.2	Interrupt Sources	5-30
5.11.3	Interrupt Priority	5-31
5.11.4	Interrupt Arbitration	5-31
5.11.5	Interrupt Vectors	5-32
5.12	Programming Model	5-33
5.12.1	QADC64 Module Configuration Register	5-35
5.12.2	QADC64 Interrupt Register	5-35
5.12.3	Port A/B Data Register	5-36
5.12.4	Port Data Direction Register	5-37
5.12.5	QADC64 Control Register 0 (QACR0)	5-37
5.12.6	QADC64 Control Register 1 (QACR1)	5-38
5.12.7	QADC64 Control Register 2 (QACR2)	5-40
5.12.8	QADC64 Status Register 0 (QASR0)	5-42
5.12.9	QADC64 Status Register 1 (QASR1)	5-44
5.12.10	Conversion Command Word Table	5-45
5.12.11	Result Word Table	5-51
5.13	Analog Multiplexer Submodule	5-52
5.13.1	Signal Descriptions	5-52
5.13.1.1	External Pins (Connected to Pads)	5-52
5.13.1.2	Internal Pins (Connected to QADC64)	5-52
5.13.2	Mixed AMUX/External Multiplexing	5-54
5.13.3	Pin Connection and Performance Considerations	5-56

Section 6

QUEUED SERIAL MULTI-CHANNEL MODULE

6.1	Overview	6-1
6.2	Block Diagram	6-1
6.3	Signal Descriptions	6-2
6.4	Memory Map	6-2
6.5	QSMCM Global Registers	6-4
6.5.1	Low-Power Stop Operation	6-5
6.5.2	Freeze Operation	6-5
6.5.3	Access Protection	6-5
6.5.4	QSMCM Interrupts	6-6
6.5.5	QSMCM Configuration Register (QSMCMCR)	6-6
6.5.6	QSMCM Test Register (QTEST)	6-7
6.5.7	QSMCM Interrupt Level Registers (QILR, QIVR, QSPI_IL)	6-7
6.6	QSMCM Pin Control Registers	6-8

Paragraph Number

Page Number



6.6.1	Port QS Data Register (PORTQS)	6-10
6.6.2	PORTQS Pin Assignment Register (PQSPAR)	6-10
6.6.3	PORTQS Data Direction Register (DDRQS)	6-12
6.7	Queued Serial Peripheral Interface	6-13
6.7.1	QSPI Registers	6-15
6.7.1.1	QSPI Control Register 0	6-16
6.7.1.2	QSPI Control Register 1	6-18
6.7.1.3	QSPI Control Register 2	6-18
6.7.1.4	QSPI Control Register 3	6-19
6.7.1.5	QSPI Status Register	6-20
6.7.2	QSPI RAM	6-21
6.7.2.1	Receive RAM	6-22
6.7.2.2	Transmit RAM	6-22
6.7.2.3	Command RAM	6-22
6.7.3	QSPI Pins	6-23
6.7.4	QSPI Operation	6-24
6.7.4.1	Enabling, Disabling, and Halting the SPI	6-25
6.7.4.2	QSPI Interrupts	6-26
6.7.4.3	QSPI Flow	6-26
6.7.5	Master Mode Operation	6-33
6.7.5.1	Clock Phase and Polarity	6-34
6.7.5.2	Baud Rate Selection	6-34
6.7.5.3	Delay Before Transfer	6-35
6.7.5.4	Delay After Transfer	6-35
6.7.5.5	Transfer Length	6-36
6.7.5.6	Peripheral Chip Selects	6-36
6.7.5.7	Master Wraparound Mode	6-37
6.7.6	Slave Mode	6-37
6.7.6.1	Description of Slave Operation	6-39
6.7.7	Slave Wraparound Mode	6-40
6.7.8	Mode Fault	6-41
6.8	Serial Communication Interface	6-41
6.8.1	SCI Registers	6-44
6.8.2	SCI Control Register 0	6-45
6.8.3	SCI Control Register 1	6-45
6.8.4	SCI Status Register (SCxSR)	6-47
6.8.5	SCI Data Register (SCxDR)	6-49
6.8.6	SCI Pins	6-50
6.8.7	SCI Operation	6-50
6.8.7.1	Definition of Terms	6-50
6.8.7.2	Serial Formats	6-51
6.8.7.3	Baud Clock	6-51
6.8.7.4	Parity Checking	6-52

Paragraph Number

Page Number



6.8.7.5 Transmitter Operation.....	6-52
6.8.7.6 Receiver Operation.....	6-54
6.8.7.7 Idle-Line Detection	6-55
6.8.7.8 Receiver Wake-Up	6-56
6.8.7.9 Internal Loop Mode.....	6-57
6.9 SCI Queue Operation.....	6-57
6.9.1 Queue Operation of SCI1 for Transmit and Receive	6-57
6.9.2 Queued SCI1 Status and Control Registers.....	6-57
6.9.2.1 QSCI1 Control Register	6-57
6.9.2.2 QSCI1 Status Register	6-58
6.9.3 QSCI1 Transmitter Block Diagram.....	6-59
6.9.4 QSCI1 Additional Transmit Operation Features.....	6-60
6.9.5 QSCI1 Transmit Flow Chart Implementing the Queue	6-62
6.9.6 Example QSCI1 Transmit for 17 Data Bytes	6-64
6.9.7 Example SCI Transmit for 25 Data Bytes.....	6-65
6.9.8 QSCI1 Receiver Block Diagram	6-66
6.9.9 QSCI1 Additional Receive Operation Features	6-66
6.9.10 QSCI1 Receive Flow Chart Implementing The Queue	6-69
6.9.11 QSCI1 Receive Queue Software Flow Chart	6-70
6.9.12 Example QSCI1 Receive Operation of 17 Data Frames	6-71

Section 7 CAN 2.0B CONTROLLER MODULE

7.1 Overview	7-1
7.2 Features.....	7-2
7.3 External Pins	7-2
7.4 TouCAN Architecture.....	7-3
7.4.1 TX/RX Message Buffer Structure.....	7-3
7.4.1.1 Common Fields for Extended and Standard Format Frames.....	7-4
7.4.1.2 Fields for Extended Format Frames.....	7-6
7.4.1.3 Fields for Standard Format Frames	7-6
7.4.1.4 Serial Message Buffers	7-6
7.4.1.5 Message Buffer Activation/Deactivation Mechanism	7-7
7.4.1.6 Message Buffer Lock/Release/Busy Mechanism	7-7
7.4.2 Receive Mask Registers	7-7
7.4.3 Bit Timing	7-8
7.4.3.1 Configuring the TouCAN Bit Timing	7-9
7.4.4 Error Counters	7-9
7.4.5 Time Stamp	7-11
7.5 TouCAN Operation.....	7-11
7.5.1 TouCAN Reset	7-11
7.5.2 TouCAN Initialization	7-11
7.5.3 Transmit Process	7-12

Paragraph Number

Page Number



7.5.3.1	Transmit Message Buffer Deactivation	7-13
7.5.3.2	Reception of Transmitted Frames	7-13
7.5.4	Receive Process	7-13
7.5.4.1	Receive Message Buffer Deactivation	7-15
7.5.4.2	Locking and Releasing Message Buffers	7-15
7.5.5	Remote Frames	7-16
7.5.6	Overload Frames	7-16
7.6	Special Operating Modes	7-16
7.6.1	Debug Mode	7-16
7.6.2	Low-Power Stop Mode	7-17
7.6.3	Auto-Power Save Mode	7-18
7.7	Interrupts	7-19
7.8	Programmer's Model	7-20
7.8.1	TouCAN Module Configuration Register	7-23
7.8.2	TouCAN Interrupt Configuration Register	7-25
7.8.3	Control Register 0	7-26
7.8.4	Control Register 1	7-27
7.8.5	Prescaler Divide Register	7-28
7.8.6	Control Register 2	7-29
7.8.7	Free Running Timer	7-29
7.8.8	Receive Global Mask Registers	7-30
7.8.9	Receive Buffer 14 Mask Registers	7-30
7.8.10	Receive Buffer 15 Mask Registers	7-31
7.8.11	Error and Status Register	7-31
7.8.12	Interrupt Mask Register	7-33
7.8.13	Interrupt Flag Register	7-33
7.8.14	Error Counters	7-34

Section 8 TIME PROCESSOR UNIT 3

8.1	Overview	8-1
8.2	TPU3 Components	8-2
8.2.1	Time Bases	8-2
8.2.2	Timer Channels	8-2
8.2.3	Scheduler	8-2
8.2.4	Microengine	8-2
8.2.5	Host Interface	8-3
8.2.6	Parameter RAM	8-3
8.3	TPU Operation	8-3
8.3.1	Event Timing	8-3
8.3.2	Channel Orthogonality	8-3
8.3.3	Interchannel Communication	8-4
8.3.4	Programmable Channel Service Priority	8-4

Paragraph Number

Page Number



8.3.5 Coherency	8-4
8.3.6 Emulation Support	8-4
8.3.7 TPU3 Interrupts	8-5
8.3.8 Prescaler Control for TCR1	8-5
8.3.9 Prescaler Control for TCR2	8-7
8.4 Programming Model.	8-8
8.4.1 TPU Module Configuration Register.	8-10
8.4.2 TPU3 Test Configuration Register	8-12
8.4.3 Development Support Control Register	8-12
8.4.4 Development Support Status Register	8-13
8.4.5 TPU3 Interrupt Configuration Register	8-14
8.4.6 Channel Interrupt Enable Register	8-14
8.4.7 Channel Function Select Registers	8-15
8.4.8 Host Sequence Registers.	8-15
8.4.9 Host Service Request Registers.	8-16
8.4.10 Channel Priority Registers	8-17
8.4.11 Channel Interrupt Status Register	8-18
8.4.12 Link Register.	8-18
8.4.13 Service Grant Latch Register	8-18
8.4.14 Decoded Channel Number Register.	8-18
8.4.15 TPU3 Module Configuration Register 2	8-18
8.4.16 TPU Module Configuration Register 3	8-20
8.4.17 TPU3 Test Registers	8-20
8.4.18 TPU3 Parameter RAM	8-21
8.5 Time Functions.	8-21

Section 9 DUAL-PORT TPU RAM (DPTRAM)

9.1 Introduction	9-1
9.2 Features.	9-1
9.3 DPTRAM Configuration and Block Diagram	9-2
9.4 Programming Model.	9-2
9.4.1 DPTRAM Module Configuration Register (DPTMCR)	9-3
9.4.2 DPTRAM Test Register	9-4
9.4.3 Ram Base Address Register (DPTBAR)	9-4
9.4.4 MISR High (MISRH) and MISR Low (MISRL)	9-5
9.4.5 MISC Counter (MISCNT)	9-6
9.5 Operation	9-6
9.5.1 Normal Operation	9-6
9.5.2 Standby Operation	9-6
9.5.3 Reset Operation	9-6
9.5.4 Stop Operation	9-7
9.5.5 Freeze Operation	9-7



9.5.6 TPU3 Emulation Mode Operation	9-7
9.6 Multiple Input Signature Calculator (MISC)	9-8

Section 10

CDR MoneT FLASH FOR THE IMB3 (CMFI)

10.1 Overview	10-1
10.1.1 Overview Description	10-1
10.1.2 Features of the CMFI	10-3
10.1.3 Glossary of terms used in the CMFI EEPROM Specification	10-4
10.2 CMFI EEPROM Interface	10-5
10.2.1 External Interface	10-6
10.3 Programmer's Model	10-7
10.4 CMFI EEPROM Control Block	10-7
10.4.1 CMFI EEPROM Module Control Block Addressing	10-8
10.4.2 Reserved Register Accesses	10-9
10.4.3 CMFI EEPROM Configuration Register (CMFIMCR)	10-9
10.4.4 CMFI EEPROM Test Register (CMFITST)	10-12
10.4.5 CMFI Base Address Registers (CMFIBAR)	10-14
10.4.6 High Voltage Control Register	10-16
10.4.7 CMFIBS CMFI Bootstrap Words [3:0]	10-19
10.4.8 Pulse Width Timing Control	10-20
10.4.9 A Technique to Determine SCLKR, CLKPE, and CLKPM	10-21
10.5 CMFI EEPROM Array Addressing	10-22
10.5.1 Read Burst Buffers	10-22
10.5.2 Program Page Buffers	10-23
10.6 Operation	10-23
10.6.1 Power On Reset	10-24
10.6.2 Master Reset	10-24
10.6.3 System Reset	10-24
10.6.4 Register Read and Write Operation	10-24
10.6.5 Array Read Operation	10-25
10.6.6 Programming	10-25
10.6.6.1 Program Sequence	10-26
10.6.6.2 Program Margin Reads	10-30
10.6.6.3 Programming Shadow Information	10-31
10.6.6.4 Over Programming	10-31
10.6.7 Erase	10-31
10.6.7.1 Erase Sequence	10-32
10.6.7.2 Erase Margin Reads	10-34
10.6.7.3 Erasing Shadow Information Words	10-34
10.6.8 Stop Operation	10-35
10.6.8.1 Low Power Stop Clock Operation	10-35
10.6.8.2 STOP Recovery	10-35



10.6.9 Background Debug Mode or Freeze Operation	10-35
--	-------

Section 11

STATIC RANDOM ACCESS MEMORY (SRAM)

11.1 Introduction	11-1
11.2 Programmer's Model	11-1
11.2.1 SRAM Control Block.	11-1
11.2.2 SRAM Array	11-3
11.2.2.1 SRAM Array Addressing.	11-3
11.3 SRAM Module Control and Status Registers	11-3
11.3.1 Module Configuration Register (RAMMCR)	11-3
11.3.2 Array Base Address Registers (RAMBAH, RAMBAL)	11-4
11.4 Operation	11-5
11.4.1 Normal Operation	11-6
11.4.1.1 Read/Write	11-6
11.4.2 Standby Operation	11-6
11.4.2.1 Power Down	11-6
11.4.3 RESET Operation.	11-6
11.4.4 STOP Operation	11-7
11.4.5 Overlay Operation	11-7

Section 12

MASK ROM MODULE

12.1 Introduction	12-1
12.2 Mask Programmable Options.	12-1
12.3 Programmer's Model	12-2
12.3.1 ROM Control Block.	12-2
12.3.1.1 ROM Module Control Block Addressing.	12-2
12.3.2 ROM Array	12-2
12.3.2.1 ROM Array Addressing.	12-3
12.4 ROM Module Control and Configuration Registers	12-3
12.4.1 Module Configuration Register (ROMMCR)	12-3
12.4.2 ROM Base Address Register (ROMBAH, ROMBAL)	12-5
12.4.3 ROM Signature High (SIGHI)	12-6
12.4.4 ROM Signature Low (SIGLO)	12-6
12.5 Bootstrap Information Words (ROMBS0–ROMBS3)	12-7
12.6 Operation	12-8
12.6.1 RESET Operation.	12-8
12.6.2 Bootstrap Operation	12-9
12.6.3 Normal Operation	12-9
12.6.4 Read/Write Access	12-9
12.6.5 Emulation Mode Operation.	12-10
12.6.6 Stop Operation	12-11
12.6.7 FREEZE Operation.	12-11



Section 13

CONFIGURABLE TIMER MODULE (CTM9)

13.1	Introduction	13-1
13.1.1	CTM9 Configuration	13-1
13.1.2	CTM9 Pins and Naming Convention	13-4
13.2	Free Running Counter Submodule (FCSM)	13-4
13.2.1	The FCSM Counter	13-5
13.2.2	FCSM Clock Sources	13-6
13.2.3	FCSM External Event Counting	13-6
13.2.4	The FCSM Time Base Bus Driver	13-6
13.2.5	FCSM Interrupts	13-6
13.2.6	Freeze Action on the FCSM	13-6
13.2.7	FCSM Registers	13-7
13.2.7.1	FCSMSIC — FCSM Status/Interrupt/Control Register	13-7
13.2.7.2	FCSMCNT — FCSM Counter Register	13-9
13.3	Modulus Counter Submodule (MCSM)	13-9
13.3.1	The MCSM Modulus Latch	13-10
13.3.2	The MCSM Counter	13-10
13.3.2.1	Loading the MCSM Counter Register	13-10
13.3.2.2	Using the MCSM as a Free-Running Counter	13-11
13.3.3	MCSM Clock Sources	13-11
13.3.4	MCSM External Event Counting	13-11
13.3.5	The MCSM Time Base Bus Driver	13-11
13.3.6	MCSM interrupts	13-11
13.3.7	Freeze Action on the MCSM	13-12
13.3.8	MCSM Registers	13-12
13.3.9	MCSMSIC — MCSM Status/Interrupt/Control Register	13-12
13.3.10	MCSMCNT — MCSM Counter Register	13-14
13.3.11	MCSMML — MCSM Modulus Latch Register	13-14
13.4	Single-Action Submodule (SASM)	13-14
13.4.1	SASM Modes of Operation	13-16
13.4.1.1	Clearing and Using the FLAG Bits	13-16
13.4.1.2	Input Capture (IC) Mode	13-17
13.4.1.3	Output Compare (OC) Mode	13-17
13.4.1.4	Output Compare and Toggle (OCT) Mode	13-18
13.4.1.5	Output Port (OP) mode	13-18
13.4.2	SASM Interrupts	13-19
13.4.3	Freeze Action on the SASM	13-19
13.4.4	SASM Registers	13-19
13.4.4.1	SICA — SASM Status/Interrupt Control Register A	13-20
13.4.4.2	SDATA — SASM Data Register A	13-22
13.4.4.3	SICB — SASM Status/Interrupt Control Register B	13-22
13.4.4.4	SDATB — SASM Data Register B	13-23

Paragraph Number

Page Number



13.5 Double-Action Submodule (DASM)	13-23
13.5.1 32-Bit Coherent Access	13-25
13.5.2 DASM Modes of Operation.	13-25
13.5.2.1 Disable (DIS) mode	13-26
13.5.2.2 Input Pulse Width Measurement (IPWM) Mode	13-26
13.5.2.3 Input Period Measurement (IPM) Mode	13-27
13.5.2.4 Input Capture (IC) Mode.	13-28
13.5.2.5 Output Compare (OCB and OCAB) Modes	13-29
13.5.2.6 Output Pulse Width Modulation (OPWM) Mode.	13-32
13.5.3 DASM interrupts	13-34
13.5.4 Freeze Action on the DASM	13-34
13.5.5 DASM Registers	13-35
13.5.5.1 DASMSIC — DASM Status/Interrupt Control Register.	13-35
13.5.5.2 DASMA — DASM Data Register A	13-37
13.5.5.3 DASMB — DASM Data Register B	13-38
13.6 Pulse Width Modulation Submodule (PWMSM).	13-38
13.6.1 Output Flip-Flop and Pin.	13-39
13.7 Time Base Bus System	13-40
13.7.1 Clock Selection.	13-40
13.7.2 The PWMSM Counter (PWMC)	13-40
13.7.3 PWMSM Period Registers and Comparator.	13-40
13.7.4 PWMSM Pulse Width Registers and Comparator	13-41
13.7.5 0% and 100% 'Pulses'	13-41
13.7.6 PWMSM Coherency	13-42
13.7.7 PWMSM Interrupts	13-42
13.7.8 Freeze Action on the PWMSM	13-42
13.7.9 PWM frequency, Pulse Width and Resolution	13-42
13.7.10 PWM Frequency.	13-43
13.7.11 PWM Pulse Width.	13-44
13.7.12 PWM Period and Pulse Width Register Values	13-44
13.7.13 PWMSM Register Map and Registers	13-44
13.7.13.1 PWMSIC — Status, Interrupt and Control Register	13-45
13.7.13.2 PWMA — PWM Period Register	13-48
13.7.13.3 PWMB — PWM Pulse Width Register	13-49
13.7.13.4 PWMC — PWM Counter Register.	13-49
13.8 Bus Interface Unit Submodule (BIUSM).	13-50
13.8.1 Freeze Action on the BIUSM	13-50
13.8.2 LPSTOP Action on the BIUSM	13-50
13.8.3 STOP and WAIT Action on the BIUSM	13-50
13.8.4 BIUSM Registers	13-50
13.8.4.1 BIUMCR — BIUSM Module Configuration Register.	13-51
13.8.4.2 BIUTBR — BIUSM Time Base Register.	13-52
13.9 Counter Prescaler Submodule (CPSM).	13-52

**Paragraph
Number**

**Page
Number**



13.9.1	Freeze Action on the CPSM	13-53
13.9.2	CPSM Registers	13-53
13.9.2.1	CPCR — CPSM Control Register	13-54
13.9.3	Clock Sources for the Counter Submodules	13-54
13.10	CTM9 Interrupts	13-55
13.11	CTM9 Function Examples	13-55
13.11.1	CTM9 Single Input Capture	13-55
13.11.2	CTM9 Input Double Edge Pulse Width Measurement	13-56
13.11.3	CTM9 Input Double Edge Period Measurement	13-57
13.11.4	CTM9 Single Output Compare	13-58
13.11.5	CTM9 Double Edge Single Output Pulse Generation	13-59
13.11.6	CTM9 Output Pulse Width Modulation With DASM	13-60
13.11.7	CTM9 Input Pulse Accumulation	13-61

**Appendix A
INTERNAL MEMORY MAP**

**Appendix B
REGISTER GENERAL INDEX**

**Appendix C
REGISTER DIAGRAM INDEX**

**Appendix D
TPU ROM FUNCTIONS**

D.1	Overview	D-1
D.2	Programmable Time Accumulator (PTA)	D-3
D.3	Queued Output Match TPU Function (QOM)	D-5
D.4	Table Stepper Motor (TSM)	D-7
D.5	Frequency Measurement (FQM)	D-10
D.6	Universal Asynchronous Receiver/Transmitter (UART)	D-12
D.7	New Input Capture/Transition Counter (NITC)	D-15
D.8	Multiphase Motor Commutation (COMM)	D-17
D.9	Hall Effect Decode (HALLD)	D-19
D.10	Multichannel Pulse-Width Modulation (MCPWM)	D-21
D.11	Fast Quadrature Decode TPU Function (FQD)	D-28
D.12	Period/Pulse-Width Accumulator (PPWA)	D-31
D.13	Output Compare (OC)	D-33
D.14	Pulse-Width Modulation (PWM)	D-35
D.15	Discrete Input/Output (DIO)	D-37
D.16	Synchronized Pulse-Width Modulation (SPWM)	D-39
D.17	Serial Input/Output Port (SIOP)	D-42
D.17.1	Parameters	D-43
D.17.1.1	CHAN_CONTROL	D-44
D.17.1.2	BIT_D	D-44
D.17.1.3	HALF_PERIOD	D-44
D.17.1.4	BIT_COUNT	D-44
D.17.1.5	XFER_SIZE	D-44
D.17.1.6	SIOP_DATA	D-44

**Paragraph
Number**

**Page
Number**



D.17.2 Host CPU Initialization of the SIOP Function	D-45
D.17.3 SIOP Function Performance	D-45
D.17.3.1 XFER_SIZE Greater than 16	D-46
D.17.3.2 Data Positioning	D-46
D.17.3.3 Data Timing	D-46

Appendix E
ELECTRICAL CHARACTERISTICS

E.1 Absolute Maximum Ratings	E-1
E.2 Radiated Emissions	E-1
E.3 Thermal Characteristics	E-2
E.4 DC Characteristics	E-2
E.5 AC Characteristics	E-5
E.6 QSPI Characteristics	E-20
E.7 TPU3 Characteristics	E-23
E.8 QADC64 and AMUX Characteristics	E-24
E.9 CTM9 Electrical Characteristics	E-29
E.9.1 5 V, 16.78 MHz Operating Conditions	E-29
E.9.2 5 V, 25.0 MHz Operating Conditions	E-29
E.10 TouCAN Characteristics	E-32
E.11 CMFI FLASH Characteristics	E-33
E.11.1 EPEB0 Pin Timing	E-34
E.11.2 FLASH Program/Erase Voltage Conditioning	E-34
E.12 ROM Electrical Specifications	E-36

INDEX

Online publishing by JABIS™, <http://www.jabis.com>

