



**Paragraph  
Number**

**TABLE OF CONTENTS**

**Page  
Number**

**Section 1  
INTRODUCTION**

**Section 2  
NOMENCLATURE**

2.1 Symbols and Operators . . . . .	2-1
2.2 CPU32 Registers . . . . .	2-2
2.3 Pin and Signal Mnemonics . . . . .	2-2
2.4 Register Mnemonics . . . . .	2-4
2.5 Conventions . . . . .	2-7

**Section 3  
OVERVIEW**

3.1 MCU Features . . . . .	3-1
3.2 Intermodule Bus . . . . .	3-3
3.3 System Block Diagram and Pin Assignment Diagrams . . . . .	3-3
3.4 Pin Descriptions . . . . .	3-6
3.5 Signal Descriptions . . . . .	3-8
3.6 Internal Register Map . . . . .	3-12
3.7 Address Space Maps . . . . .	3-13

**Section 4  
CENTRAL PROCESSOR UNIT**

4.1 General . . . . .	4-1
4.2 CPU32 Registers . . . . .	4-2
4.2.1 Data Registers . . . . .	4-4
4.2.2 Address Registers . . . . .	4-5
4.2.3 Program Counter . . . . .	4-6
4.2.4 Control Registers . . . . .	4-6
4.2.4.1 Status Register . . . . .	4-6
4.2.4.2 Alternate Function Code Registers . . . . .	4-7
4.2.5 Vector Base Register (VBR) . . . . .	4-7
4.3 Memory Organization . . . . .	4-7
4.4 Virtual Memory . . . . .	4-9
4.5 Addressing Modes . . . . .	4-9
4.6 Processing States . . . . .	4-9
4.7 Privilege Levels . . . . .	4-10
4.8 Instructions . . . . .	4-10
4.8.1 M68000 Family Compatibility . . . . .	4-14
4.8.2 Special Control Instructions . . . . .	4-15
4.8.2.1 Low-Power Stop (LPSTOP) . . . . .	4-15

## Paragraph Number

## Page Number



4.8.2.2 Table Lookup and Interpolate (TBL) . . . . .	4-15
4.8.2.3 Loop Mode Instruction Execution . . . . .	4-15
4.9 Exception Processing. . . . .	4-16
4.9.1 Exception Vectors. . . . .	4-16
4.9.2 Types of Exceptions . . . . .	4-17
4.9.3 Exception Processing Sequence . . . . .	4-18
4.10 Development Support . . . . .	4-18
4.10.1 M68000 Family Development Support . . . . .	4-19
4.10.2 Background Debug Mode. . . . .	4-19
4.10.3 Enabling BDM. . . . .	4-20
4.10.4 BDM Sources . . . . .	4-20
4.10.4.1 External $\overline{\text{BKPT}}$ Signal. . . . .	4-21
4.10.4.2 BGND Instruction . . . . .	4-21
4.10.4.3 Double Bus Fault . . . . .	4-21
4.10.4.4 Peripheral Breakpoints . . . . .	4-21
4.10.5 Entering BDM . . . . .	4-21
4.10.6 BDM Commands . . . . .	4-22
4.10.7 Background Mode Registers . . . . .	4-23
4.10.7.1 Fault Address Register (FAR) . . . . .	4-23
4.10.7.2 Return Program Counter (RPC) . . . . .	4-23
4.10.7.3 Current Instruction Program Counter (PCC) . . . . .	4-24
4.10.8 Returning from BDM. . . . .	4-24
4.10.9 Serial Interface . . . . .	4-24
4.10.10 Recommended BDM Connection . . . . .	4-26
4.10.11 Deterministic Opcode Tracking . . . . .	4-26
4.10.12 On-Chip Breakpoint Hardware . . . . .	4-27

## Section 5 SYSTEM INTEGRATION MODULE

5.1 General . . . . .	5-1
5.2 System Configuration. . . . .	5-2
5.2.1 Module Mapping . . . . .	5-2
5.2.2 Interrupt Arbitration. . . . .	5-2
5.2.3 Show Internal Cycles . . . . .	5-3
5.2.4 Register Access . . . . .	5-3
5.2.5 Freeze Operation . . . . .	5-3
5.3 System Clock . . . . .	5-3
5.3.1 Clock Sources . . . . .	5-4
5.3.2 Clock Synthesizer Operation . . . . .	5-5
5.3.3 External Bus Clock . . . . .	5-10
5.3.4 Low-Power Operation. . . . .	5-11
5.4 System Protection . . . . .	5-12
5.4.1 Reset Status . . . . .	5-13

## Paragraph Number

## Page Number



5.4.2	Bus Monitor	5-13
5.4.3	Halt Monitor	5-14
5.4.4	Spurious Interrupt Monitor	5-14
5.4.5	Software Watchdog	5-14
5.4.6	Periodic Interrupt Timer	5-16
5.4.7	Interrupt Priority and Vectoring	5-17
5.4.8	Low-Power STOP Mode Operation	5-18
5.5	External Bus Interface	5-18
5.5.1	Bus Control Signals	5-20
5.5.1.1	Address Bus	5-20
5.5.1.2	Address Strobe	5-20
5.5.1.3	Data Bus	5-20
5.5.1.4	Data Strobe	5-20
5.5.1.5	Read/Write Signal	5-21
5.5.1.6	Size Signals	5-21
5.5.1.7	Function Codes	5-21
5.5.1.8	Data and Size Acknowledge Signals	5-22
5.5.1.9	Bus Error Signal	5-22
5.5.1.10	Halt Signal	5-22
5.5.1.11	Autovector Signal	5-22
5.5.2	Dynamic Bus Sizing	5-23
5.5.3	Operand Alignment	5-24
5.5.4	Misaligned Operands	5-24
5.5.5	Operand Transfer Cases	5-24
5.6	Bus Operation	5-25
5.6.1	Synchronization to CLKOUT	5-25
5.6.2	Regular Bus Cycles	5-26
5.6.2.1	Read Cycle	5-27
5.6.2.2	Write Cycle	5-27
5.6.3	Fast Termination Cycles	5-28
5.6.4	CPU Space Cycles	5-29
5.6.4.1	Breakpoint Acknowledge Cycle	5-30
5.6.4.2	LPSTOP Broadcast Cycle	5-33
5.6.5	Bus Exception Control Cycles	5-33
5.6.5.1	Bus Errors	5-35
5.6.5.2	Double Bus Faults	5-35
5.6.5.3	Retry Operation	5-36
5.6.5.4	Halt Operation	5-36
5.6.6	External Bus Arbitration	5-37
5.6.6.1	Show Cycles	5-38
5.7	Reset	5-39
5.7.1	Reset Exception Processing	5-39
5.7.2	Reset Control Logic	5-39



5.7.3	Reset Mode Selection . . . . .	5-40
5.7.3.1	Data Bus Mode Selection . . . . .	5-41
5.7.3.2	Clock Mode Selection . . . . .	5-43
5.7.3.3	Breakpoint Mode Selection . . . . .	5-44
5.7.4	MCU Module Pin Function During Reset . . . . .	5-44
5.7.5	Pin States During Reset . . . . .	5-45
5.7.5.1	Reset States of SIM Pins . . . . .	5-45
5.7.5.2	Reset States of Pins Assigned to Other MCU Modules . . . . .	5-46
5.7.6	Reset Timing . . . . .	5-46
5.7.7	Power-On Reset . . . . .	5-47
5.7.8	Use of the Three-State Control Pin . . . . .	5-48
5.7.9	Reset Processing Summary . . . . .	5-48
5.7.10	Reset Status Register . . . . .	5-49
5.8	Interrupts . . . . .	5-49
5.8.1	Interrupt Exception Processing . . . . .	5-49
5.8.2	Interrupt Priority and Recognition . . . . .	5-50
5.8.3	Interrupt Acknowledge and Arbitration . . . . .	5-51
5.8.4	Interrupt Processing Summary . . . . .	5-52
5.8.5	Interrupt Acknowledge Bus Cycles . . . . .	5-53
5.9	Chip-Selects . . . . .	5-53
5.9.1	Chip-Select Registers . . . . .	5-55
5.9.1.1	Chip-Select Pin Assignment Registers . . . . .	5-56
5.9.1.2	Chip-Select Base Address Registers . . . . .	5-57
5.9.1.3	Chip-Select Option Registers . . . . .	5-58
5.9.1.4	Port C Data Register . . . . .	5-59
5.9.2	Chip-Select Operation . . . . .	5-59
5.9.3	Using Chip-Select Signals for Interrupt Acknowledge . . . . .	5-60
5.9.4	Chip-Select Reset Operation . . . . .	5-61
5.10	Parallel Input/Output Ports . . . . .	5-63
5.10.1	Pin Assignment Registers . . . . .	5-63
5.10.2	Data Direction Registers . . . . .	5-63
5.10.3	Data Registers . . . . .	5-63
5.11	Factory Test . . . . .	5-64

## Section 6 STANDBY RAM MODULE

6.1	SRAM Register Block . . . . .	6-1
6.2	SRAM Array Address Mapping . . . . .	6-1
6.3	SRAM Array Address Space Type . . . . .	6-1
6.4	Normal Access . . . . .	6-2
6.5	Standby and Low-Power Stop Operation . . . . .	6-2
6.6	Reset . . . . .	6-3



## Section 7 MASKED ROM MODULE

7.1 MRM Register Block .....	7-1
7.2 MRM Array Address Mapping .....	7-1
7.3 MRM Array Address Space Type .....	7-2
7.4 Normal Access .....	7-2
7.5 Low-Power Stop Mode Operation .....	7-3
7.6 ROM Signature .....	7-3
7.7 Reset .....	7-3

## Section 8 QUEUED ANALOG-TO-DIGITAL CONVERTER MODULE

8.1 General .....	8-1
8.2 QADC Address Map .....	8-2
8.3 QADC Registers .....	8-2
8.4 QADC Pin Functions .....	8-2
8.4.1 Port A Pin Functions .....	8-3
8.4.1.1 Port A Analog Input Pins .....	8-3
8.4.1.2 Port A Digital Input/Output Pins .....	8-4
8.4.2 Port B Pin Functions .....	8-4
8.4.2.1 Port B Analog Input Pins .....	8-4
8.4.2.2 Port B Digital Input Pins .....	8-4
8.4.3 External Trigger Input Pins .....	8-4
8.4.4 Multiplexed Address Output Pins .....	8-5
8.4.5 Multiplexed Analog Input Pins .....	8-5
8.4.6 Voltage Reference Pins .....	8-5
8.4.7 Dedicated Analog Supply Pins .....	8-5
8.4.8 External Digital Supply Pin .....	8-6
8.4.9 Digital Supply Pins .....	8-6
8.5 QADC Bus Interface .....	8-6
8.6 Module Configuration .....	8-6
8.6.1 Low-Power Stop Mode .....	8-6
8.6.2 Freeze Mode .....	8-7
8.6.3 Supervisor/Unrestricted Address Space .....	8-7
8.6.4 Interrupt Arbitration Priority .....	8-8
8.7 Test Register .....	8-8
8.8 General-Purpose I/O Port Operation .....	8-8
8.8.1 Port Data Register .....	8-9
8.8.2 Port Data Direction Register .....	8-9
8.9 External Multiplexing Operation .....	8-9
8.10 Analog Input Channels .....	8-11
8.11 Analog Subsystem .....	8-12
8.11.1 Conversion Cycle Times .....	8-13

## Paragraph Number

## Page Number



8.11.1.1 Amplifier Bypass Mode Conversion Timing . . . . .	8-14
8.11.2 Front-End Analog Multiplexer . . . . .	8-15
8.11.3 Digital to Analog Converter Array . . . . .	8-15
8.11.4 Comparator . . . . .	8-15
8.11.5 Successive Approximation Register . . . . .	8-16
8.12 Digital Control Subsystem . . . . .	8-16
8.12.1 Queue Priority . . . . .	8-16
8.12.2 Queue Boundary Conditions . . . . .	8-19
8.12.3 Scan Modes . . . . .	8-20
8.12.3.1 Disabled Mode and Reserved Mode . . . . .	8-20
8.12.3.2 Single-Scan Modes . . . . .	8-20
8.12.3.3 Continuous-Scan Modes . . . . .	8-21
8.12.4 QADC Clock (QCLK) Generation . . . . .	8-23
8.12.5 Periodic/Interval Timer . . . . .	8-27
8.12.6 Control and Status Registers . . . . .	8-27
8.12.6.1 Control Register 0 (QACR0) . . . . .	8-27
8.12.6.2 Control Register 1 (QACR1) . . . . .	8-28
8.12.6.3 Control Register 2 (QACR2) . . . . .	8-28
8.12.6.4 Status Register (QASR) . . . . .	8-28
8.12.7 Conversion Command Word Table . . . . .	8-28
8.12.8 Result Word Table . . . . .	8-31
8.13 Interrupts . . . . .	8-31
8.13.1 Interrupt Sources . . . . .	8-31
8.13.2 Interrupt Register . . . . .	8-32
8.13.3 Interrupt Vectors . . . . .	8-32
8.13.4 Initializing the QADC for Interrupt Driven Operation . . . . .	8-33

## Section 9 QUEUED SERIAL MODULE

9.1 General . . . . .	9-1
9.2 QSM Registers and Address Map . . . . .	9-2
9.2.1 QSM Global Registers . . . . .	9-2
9.2.1.1 Low-Power Stop Operation . . . . .	9-2
9.2.1.2 Freeze Operation . . . . .	9-3
9.2.1.3 QSM Interrupts . . . . .	9-3
9.2.2 QSM Pin Control Registers . . . . .	9-4
9.3 Queued Serial Peripheral Interface . . . . .	9-5
9.3.1 QSPI Registers . . . . .	9-7
9.3.1.1 Control Registers . . . . .	9-7
9.3.1.2 Status Register . . . . .	9-8
9.3.2 QSPI RAM . . . . .	9-8
9.3.2.1 Receive RAM . . . . .	9-8
9.3.2.2 Transmit RAM . . . . .	9-8



9.3.2.3 Command RAM .....	9-9
9.3.3 QSPI Pins .....	9-9
9.3.4 QSPI Operation .....	9-9
9.3.5 QSPI Operating Modes .....	9-10
9.3.5.1 Master Mode. ....	9-17
9.3.5.2 Master Wrap-Around Mode .....	9-20
9.3.5.3 Slave Mode. ....	9-20
9.3.5.4 Slave Wrap-Around Mode .....	9-22
9.3.6 Peripheral Chip Selects .....	9-22
9.4 Serial Communication Interface .....	9-22
9.4.1 SCI Registers .....	9-22
9.4.1.1 Control Registers .....	9-23
9.4.1.2 Status Register .....	9-26
9.4.1.3 Data Register .....	9-26
9.4.2 SCI Pins .....	9-26
9.4.3 SCI Operation .....	9-26
9.4.3.1 Definition of Terms .....	9-26
9.4.3.2 Serial Formats .....	9-27
9.4.3.3 Baud Clock .....	9-27
9.4.3.4 Parity Checking .....	9-28
9.4.3.5 Transmitter Operation .....	9-28
9.4.3.6 Receiver Operation .....	9-30
9.4.3.7 Idle-Line Detection .....	9-30
9.4.3.8 Receiver Wake-Up .....	9-31
9.4.3.9 Internal Loop .....	9-32
9.5 QSM Initialization .....	9-32

## Section 10 CONFIGURABLE TIMER MODULE 4

10.1 General .....	10-1
10.2 Address Map .....	10-2
10.3 Time Base Bus System .....	10-2
10.4 Bus Interface Unit Submodule (BIUSM) .....	10-3
10.4.1 STOP Effect On the BIUSM .....	10-3
10.4.2 Freeze Effect On the BIUSM .....	10-3
10.4.3 LPSTOP Effect on the BIUSM .....	10-4
10.4.4 BIUSM Registers .....	10-4
10.5 Counter Prescaler Submodule (CPSM) .....	10-4
10.5.1 CPSM Registers .....	10-5
10.6 Free-Running Counter Submodule (FCSM) .....	10-5
10.6.1 FCSM Counter .....	10-6
10.6.2 FCSM Clock Sources .....	10-6
10.6.3 FCSM External Event Counting .....	10-7

## Paragraph Number

## Page Number



10.6.4	FCSM Time Base Bus Driver .....	10-7
10.6.5	FCSM Interrupts .....	10-7
10.6.6	FCSM Registers .....	10-7
10.7	Modulus Counter Submodule (MCSM) .....	10-7
10.7.1	MCSM Modulus Latch .....	10-8
10.7.2	MCSM Counter .....	10-8
10.7.2.1	Loading the MCSM Counter Register .....	10-9
10.7.2.2	Using the MCSM as a Free-Running Counter .....	10-9
10.7.3	MCSM Clock Sources .....	10-9
10.7.4	MCSM External Event Counting .....	10-9
10.7.5	MCSM Time Base Bus Driver .....	10-9
10.7.6	MCSM Interrupts .....	10-9
10.7.7	MCSM Registers .....	10-10
10.8	Double-Action Submodule (DASM) .....	10-10
10.8.1	DASM Interrupts .....	10-12
10.8.2	DASM Registers .....	10-12
10.9	Pulse-Width Modulation Submodule (PWMSM) .....	10-13
10.9.1	Output Flip-Flop and Pin .....	10-14
10.9.2	Clock Selection .....	10-14
10.9.3	PWMSM Counter .....	10-15
10.9.4	PWMSM Period Registers and Comparator .....	10-15
10.9.5	PWMSM Pulse-Width Registers and Comparator .....	10-16
10.9.6	PWMSM Coherency .....	10-16
10.9.7	PWMSM Interrupts .....	10-16
10.9.8	PWM Frequency .....	10-17
10.9.9	PWM Pulse Width .....	10-18
10.9.10	PWM Period and Pulse Width Register Values .....	10-18
10.9.10.1	PWM Duty Cycle Boundary Cases .....	10-18
10.9.11	PWMSM Registers .....	10-19
10.10	CTM4 Interrupts .....	10-19

## Section 11 TIME PROCESSOR UNIT

11.1	General .....	11-1
11.2	TPU Components .....	11-2
11.2.1	Time Bases .....	11-2
11.2.2	Timer Channels .....	11-2
11.2.3	Scheduler .....	11-3
11.2.4	Microengine .....	11-3
11.2.5	Host Interface .....	11-3
11.2.6	Parameter RAM .....	11-3
11.3	TPU Operation .....	11-3
11.3.1	Event Timing .....	11-4



## Paragraph Number

## Page Number



11.3.2	Channel Orthogonality	11-4
11.3.3	Interchannel Communication	11-4
11.3.4	Programmable Channel Service Priority	11-4
11.3.5	Coherency	11-4
11.3.6	Emulation Support	11-5
11.3.7	TPU Interrupts	11-5
11.4	A Mask Set Time Functions	11-6
11.4.1	Discrete Input/Output (DIO)	11-6
11.4.2	Input Capture/Input Transition Counter (ITC)	11-6
11.4.3	Output Compare (OC)	11-7
11.4.4	Pulse-Width Modulation (PWM)	11-7
11.4.5	Synchronized Pulse-Width Modulation (SPWM)	11-7
11.4.6	Period Measurement with Additional Transition Detect (PMA)	11-7
11.4.7	Period Measurement with Missing Transition Detect (PMM)	11-8
11.4.8	Position-Synchronized Pulse Generator (PSP)	11-8
11.4.9	Stepper Motor (SM)	11-9
11.4.10	Period/Pulse-Width Accumulator (PPWA)	11-9
11.4.11	Quadrature Decode (QDEC)	11-10
11.5	G Mask Set Time Functions	11-10
11.5.1	Table Stepper Motor (TSM)	11-10
11.5.2	New Input Capture/Transition Counter (NITC)	11-11
11.5.3	Queued Output Match (QOM)	11-11
11.5.4	Programmable Time Accumulator (PTA)	11-11
11.5.5	Multichannel Pulse-Width Modulation (MCPWM)	11-11
11.5.6	Fast Quadrature Decode (FQD)	11-12
11.5.7	Universal Asynchronous Receiver/Transmitter (UART)	11-12
11.5.8	Brushless Motor Commutation (COMM)	11-12
11.5.9	Frequency Measurement (FQM)	11-12
11.5.10	Hall Effect Decode (HALLD)	11-13
11.6	Host Interface Registers	11-13
11.6.1	System Configuration Registers	11-13
11.6.1.1	Prescaler Control for TCR1	11-13
11.6.1.2	Prescaler Control for TCR2	11-14
11.6.1.3	Emulation Control	11-15
11.6.1.4	Low-Power Stop Control	11-15
11.6.2	Channel Control Registers	11-15
11.6.2.1	Channel Interrupt Enable and Status Registers	11-15
11.6.2.2	Channel Function Select Registers	11-16
11.6.2.3	Host Sequence Registers	11-16
11.6.2.4	Host Service Registers	11-16
11.6.2.5	Channel Priority Registers	11-17
11.6.3	Development Support and Test Registers	11-17



## Section 12 STANDBY RAM WITH TPU EMULATION

12.1 General .....	12-1
12.2 TPURAM Register Block .....	12-1
12.3 TPURAM Array Address Mapping .....	12-1
12.4 TPURAM Privilege Level .....	12-2
12.5 Normal Operation .....	12-2
12.6 Standby Operation .....	12-2
12.7 Low-Power Stop Operation .....	12-3
12.8 Reset .....	12-3
12.9 TPU Microcode Emulation .....	12-3

## Section 13 CAN 2.0B CONTROLLER MODULE (TouCAN)

13.1 General .....	13-1
13.2 External Pins .....	13-2
13.3 Programmer's Model .....	13-2
13.4 TouCAN Architecture .....	13-3
13.4.1 TX/RX Message Buffer Structure .....	13-3
13.4.1.1 Common Fields for Extended and Standard Format Frames .....	13-4
13.4.1.2 Fields for Extended Format Frames .....	13-5
13.4.1.3 Fields for Standard Format Frames .....	13-6
13.4.1.4 Serial Message Buffers .....	13-6
13.4.1.5 Message Buffer Activation/Deactivation Mechanism .....	13-6
13.4.1.6 Message Buffer Lock/Release/Busy Mechanism .....	13-7
13.4.2 Receive Mask Registers .....	13-7
13.4.3 Bit Timing .....	13-8
13.4.3.1 Configuring the TouCAN Bit Timing .....	13-9
13.4.4 Error Counters .....	13-9
13.4.5 Time Stamp .....	13-10
13.5 TouCAN Operation .....	13-11
13.5.1 TouCAN Reset .....	13-11
13.5.2 TouCAN Initialization .....	13-11
13.5.3 Transmit Process .....	13-12
13.5.3.1 Transmit Message Buffer Deactivation .....	13-13
13.5.3.2 Reception of Transmitted Frames .....	13-13
13.5.4 Receive Process .....	13-13
13.5.4.1 Receive Message Buffer Deactivation .....	13-14
13.5.4.2 Locking and Releasing Message Buffers .....	13-14
13.5.5 Remote Frames .....	13-15
13.5.6 Overload Frames .....	13-16
13.6 Special Operating Modes .....	13-16
13.6.1 Debug Mode .....	13-16



13.6.2 Low-Power Stop Mode .....	13-17
13.6.3 Auto Power Save Mode .....	13-18
13.7 Interrupts .....	13-18

## Appendix A ELECTRICAL CHARACTERISTICS

## Appendix B MECHANICAL DATA AND ORDERING INFORMATION

## Appendix C DEVELOPMENT SUPPORT

C.1 M68MMDS1632 Modular Development System .....	C-1
C.2 M68MEVB1632 Modular Evaluation Board .....	C-1

## Appendix D REGISTER SUMMARY

D.1 Central Processor Unit .....	D-1
D.1.1 CPU32 Register Model .....	D-2
D.1.2 Status Register .....	D-3
D.2 System Integration Module .....	D-4
D.2.1 SIM Configuration Register .....	D-6
D.2.2 System Integration Test Register .....	D-7
D.2.3 Clock Synthesizer Control Register .....	D-7
D.2.4 Reset Status Register .....	D-8
D.2.5 System Integration Test Register (ECLK) .....	D-9
D.2.6 Port E Data Register .....	D-9
D.2.7 Port E Data Direction Register .....	D-9
D.2.8 Port E Pin Assignment Register .....	D-10
D.2.9 Port F Data Register .....	D-10
D.2.10 Port F Data Direction Register .....	D-11
D.2.11 Port F Pin Assignment Register .....	D-11
D.2.12 System Protection Control Register .....	D-12
D.2.13 Periodic Interrupt Control Register .....	D-13
D.2.14 Periodic Interrupt Timer Register .....	D-13
D.2.15 Software Watchdog Service Register .....	D-14
D.2.16 Port C Data Register .....	D-14
D.2.17 Chip-Select Pin Assignment Registers .....	D-15
D.2.18 Chip-Select Base Address Register Boot ROM .....	D-17
D.2.19 Chip-Select Base Address Registers .....	D-17
D.2.20 Chip-Select Option Register Boot ROM .....	D-18
D.2.21 Chip-Select Option Registers .....	D-18
D.2.22 Master Shift Registers .....	D-20
D.2.23 Test Module Shift Count Register .....	D-21
D.2.24 Test Module Repetition Count Register .....	D-21
D.2.25 Test Submodule Control Register .....	D-21
D.2.26 Distributed Register .....	D-21
D.3 Standby RAM Module .....	D-21
D.3.1 RAM Module Configuration Register .....	D-21
D.3.2 RAM Test Register .....	D-22
D.3.3 Array Base Address Register High .....	D-22
D.3.4 Array Base Address Register Low .....	D-22

# Paragraph Number

# Page Number



D.4 Masked ROM Module . . . . .	D-23
D.4.1 Masked ROM Module Configuration Register . . . . .	D-23
D.4.2 ROM Array Base Address Register High . . . . .	D-25
D.4.3 ROM Array Base Address Register Low . . . . .	D-25
D.4.4 ROM Signature High Register . . . . .	D-25
D.4.5 ROM Signature Low Register . . . . .	D-26
D.4.6 ROM Bootstrap Words . . . . .	D-26
D.5 QADC Module . . . . .	D-26
D.5.1 QADC Module Configuration Register . . . . .	D-27
D.5.2 QADC Test Register . . . . .	D-28
D.5.3 QADC Interrupt Register . . . . .	D-28
D.5.4 Port A/B Data Register . . . . .	D-29
D.5.5 Port Data Direction Register . . . . .	D-29
D.5.6 QADC Control Registers . . . . .	D-30
D.5.7 QADC Status Register . . . . .	D-34
D.5.8 Conversion Command Word Table . . . . .	D-36
D.5.9 Result Word Table . . . . .	D-38
D.6 Queued Serial Module . . . . .	D-39
D.6.1 QSM Configuration Register . . . . .	D-40
D.6.2 QSM Test Register . . . . .	D-40
D.6.3 QSM Interrupt Level Register . . . . .	D-41
D.6.4 QSM Interrupt Vector Register . . . . .	D-41
D.6.5 SCI Control Register . . . . .	D-42
D.6.7 SCI Status Register . . . . .	D-44
D.6.8 SCI Data Register . . . . .	D-45
D.6.9 Port QS Data Register . . . . .	D-45
D.6.10 Port QS Pin Assignment Register/Data Direction Register . . . . .	D-46
D.6.11 QSPI Control Register 0 . . . . .	D-47
D.6.12 QSPI Control Register 1 . . . . .	D-49
D.6.13 QSPI Control Register 2 . . . . .	D-50
D.6.14 QSPI Control Register 3 . . . . .	D-51
D.6.15 QSPI Status Register . . . . .	D-52
D.6.16 Receive Data RAM . . . . .	D-52
D.6.17 Transmit Data RAM . . . . .	D-53
D.6.18 Command RAM . . . . .	D-53
D.7 Configurable Timer Module 4 . . . . .	D-54
D.7.1 BIU Module Configuration Register . . . . .	D-55
D.7.2 BIUSM Test Configuration Register . . . . .	D-56
D.7.3 BIUSM Time Base Register . . . . .	D-56
D.7.4 CPSM Control Register . . . . .	D-57
D.7.5 CPSM Test Register . . . . .	D-57
D.7.6 FCSM Status/Interrupt/Control Register . . . . .	D-58
D.7.7 FCSM Counter Register . . . . .	D-59
D.7.8 MCSM Status/Interrupt/Control Registers . . . . .	D-59
D.7.9 MCSM Counter Registers . . . . .	D-61
D.7.10 MCSM Modulus Latch Registers . . . . .	D-61
D.7.11 DASM Status/Interrupt/Control Registers . . . . .	D-62
D.7.12 DASM Data Register A . . . . .	D-65
D.7.13 DASM Data Register B . . . . .	D-65
D.7.14 PWM Status/Interrupt/Control Register . . . . .	D-66
D.7.15 PWM Period Register . . . . .	D-69
D.7.16 PWM Pulse Width Register . . . . .	D-69
D.7.17 PWM Counter Register . . . . .	D-70
D.8 Time Processor Unit (TPU) . . . . .	D-70

## Paragraph Number

## Page Number



D.8.1	TPU Module Configuration Register . . . . .	D-71
D.8.2	Test Configuration Register . . . . .	D-73
D.8.3	Development Support Control Register . . . . .	D-73
D.8.4	Development Support Status Register. . . . .	D-74
D.8.5	TPU Interrupt Configuration Register. . . . .	D-75
D.8.6	Channel Interrupt Enable Register. . . . .	D-75
D.8.7	Channel Function Select Registers . . . . .	D-75
D.8.8	Host Sequence Registers . . . . .	D-76
D.8.9	Host Service Request Registers . . . . .	D-77
D.8.10	Channel Priority Registers . . . . .	D-77
D.8.11	Channel Interrupt Status Register . . . . .	D-78
D.8.12	Link Register . . . . .	D-78
D.8.13	Service Grant Latch Register . . . . .	D-78
D.8.14	Decoded Channel Number Register . . . . .	D-78
D.8.15	TPU Parameter RAM . . . . .	D-78
D.9	Standby RAM Module with TPU Emulation Capability (TPURAM) . . . . .	D-79
D.9.1	TPURAM Module Configuration Register . . . . .	D-80
D.9.2	TPURAM Test Register . . . . .	D-80
D.9.3	TPURAM Module Configuration Register . . . . .	D-80
D.10	TouCAN Module . . . . .	D-80
D.10.1	TouCAN Module Configuration Register . . . . .	D-82
D.10.2	TouCAN Test Configuration Register . . . . .	D-85
D.10.3	TouCAN Interrupt Configuration Register . . . . .	D-85
D.10.4	Control Register 0 . . . . .	D-85
D.10.5	Control Register 1 . . . . .	D-87
D.10.6	Prescaler Divide Register . . . . .	D-88
D.10.7	Control Register 2 . . . . .	D-88
D.10.8	Free Running Timer . . . . .	D-89
D.10.9	Receive Global Mask Registers . . . . .	D-90
D.10.10	Receive Buffer 14 Mask Registers. . . . .	D-90
D.10.11	Receive Buffer 15 Mask Registers. . . . .	D-90
D.10.12	Error and Status Register . . . . .	D-91
D.10.13	Interrupt Mask Register . . . . .	D-93
D.10.14	Interrupt Flag Register . . . . .	D-93
D.10.15	Error Counters . . . . .	D-94

## INDEX

Online publishing by JABIS™, <http://www.jabis.com>

