# MCX C04x Microcontroller

ARM® Cortex®-M0+ 48MHz 32-bit MCU, 32KB Flash, 2KB SRAM

Rev. 3 — 14 May 2025 Product data sheet

#### **Features**

- Arm® Cortex®-M0+ 48MHz with low power
- · 32KB Flash, 2KB SRAM, 8KB Boot ROM
- Run power consumption as low as 50 μA/MHz
- 40 °C to + 125 °C (Tj) temperature range

#### **Core Processor**

ARM® 32-bit Cortex®-M0+ core up to 48 MHz

#### **Memories**

- · Up to 32 KB program flash memory
- 2 KB SRAM
- · 8 KB ROM with build-in bootloader
- · 16 bytes register file

#### Security

· 80-bit unique identification number per chip

#### System and clocks


- · COP Software watchdog
- · SWD debug interface and Micro Trace Buffer
- · Bit Manipulation Engine
- · 48 MHz high accuracy internal reference clock
- 8/2 MHz low power internal reference clock
- · 32 kHz to 40 kHz crystal oscillator
- 1 kHz LPO clock

#### Communication interfaces for connectivity

- · One 8-bit SPI module
- · One LPUART module
- One I2C module supporting up to 1 Mbit/s, with double buffer

#### Analog

- 12-bit SAR ADC with internal voltage reference, up to 818 ksps and 7 channels
- High-speed analog comparator containing a 6-bit DAC and programmable reference input





ARM® Cortex®-M0+ 48MHz 32-bit MCU, 32KB Flash, 2KB SRAM

• 1.2 V voltage reference (Vref)

#### **Timers**

- Two 2-channel Timer/PWM modules
- · One low-power timer
- · Real-time clock

#### General-purpose input/outputs

• General-purpose input/output up to 22

#### Power management

- Nine low-power modes to provide power optimization based on application requirements
- Static power consumption as low as 2.2 μA with 7.5 μs wakeup time for full retention and lowest static mode down to 77 nA in deep
- · Low-leakage wakeup unit
- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V
  Temperature range: -40 to 125°C(Tj)

#### **Target applications**

- · Small to medium appliances
- · Home security and surveillance
- Smart lighting
- · Smart power socket
- · DC fan


#### Table 1. Ordering Information

Part number	Marking	Core speed (MHz)	Flash (KB)	SRAM (KB)	GPIOs	Pin count	Package	Packing
(P)MCXC041VFG(R)	(P)MC1G	48	32	2	14	16	QFN	Tray and Reel
(P)MCXC041VFK(R)	(P)MC041K	48	32	2	22	24	QFN	Tray and Reel


The following figures show the Functional block diagram and Architecture diagram:

Document feedback

ARM® Cortex®-M0+ 48MHz 32-bit MCU, 32KB Flash, 2KB SRAM



ARM® Cortex®-M0+ 48MHz 32-bit MCU, 32KB Flash, 2KB SRAM



# **Table of Contents**

1 Ra	tings6	3.6 Analog	29
1.1	Thermal handling ratings	3.6.1 ADC electrical specifications	29
1.2	Moisture handling ratings6	3.6.2 CMP and 6-bit DAC electrical specifications	33
1.3	ESD handling ratings6	3.6.3 Voltage reference electrical specifications	35
1.4	Voltage and current operating ratings6	3.7 Timers	36
2 Ge	neral7	3.8 Communication interfaces	36
2.1	AC electrical characteristics7	3.8.1 SPI switching specifications	37
2.2	Nonswitching electrical specifications7	3.8.2 Inter-Integrated Circuit Interface (I2C) timing	41
	2.2.1 Voltage and current operating requirements8	3.8.3 UART	43
	2.2.2 LVD and POR operating requirements8	4 Dimensions	43
	2.2.3 Voltage and current operating behaviors9	4.1 Obtaining package dimensions	43
	2.2.4 Power mode transition operating behaviors10	5 Pinout	43
	2.2.5 Power consumption operating behaviors11	5.1 MCX C041 signal multiplexing and pin assignments	43
	2.2.6 EMC radiated emissions operating behaviors 20	5.2 MCX C041 pinouts	45
	2.2.7 EMC Radiated Emissions Web Search	6 Ordering parts	46
	Procedure boilerplate21	6.1 Determining valid orderable parts	46
	2.2.8 Capacitance attributes21	7 Part identification	46
2.3	Switching specifications21	7.1 Description	46
	2.3.1 Device clock specifications21	7.2 Format	46
	2.3.2 General switching specifications22	7.3 Fields	47
2.4	Thermal specifications	7.4 Example	47
	2.4.1 Thermal operating requirements22	8 Terminology and guidelines	48
	2.4.2 Thermal attributes22	8.1 Definition: Operating requirement	48
3 Pe	ripheral operating requirements and behaviors23	8.2 Definition: Operating behavior	48
3.1	Core modules	8.3 Definition: Attribute	49
	3.1.1 SWD electricals23	8.4 Definition: Rating	49
3.2	System modules	8.5 Result of exceeding a rating	50
3.3	Clock modules	8.6 Relationship between ratings and operating	
	3.3.1 MCG-Lite specifications25	requirements	50
	3.3.2 Oscillator electrical specifications	8.7 Guidelines for ratings and operating requirements	50
3.4	Memories and memory interfaces	8.8 Definition: Typical value	51
	3.4.1 Flash electrical specifications	8.9 Typical value conditions	52
3.5	Security and integrity modules29	9 Revision history	52

# 1 Ratings

## 1.1 Thermal handling ratings

Table 1. Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.2 Moisture handling ratings

Table 2. QFN packages moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

<sup>1.</sup> Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.3 ESD handling ratings

Table 3. ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	3

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

## 1.4 Voltage and current operating ratings

Table 4. Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	120	mA
V <sub>IO</sub>	IO pin input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

#### 2 General

#### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 3. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume the output pins have the following characteristics.

- $C_L=30 pF loads$
- Slew rate disabled
- Normal drive strength

## 2.2 Nonswitching electrical specifications

# 2.2.1 Voltage and current operating requirements

Table 5. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	_
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	_
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	٧	_
V <sub>IH</sub>	Input high voltage				_
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V <sub>IL</sub>	Input low voltage				_
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	$0.06 \times V_{DD}$	_	V	_
I <sub>ICIO</sub>	IO pin negative DC injection current—single pin  • V <sub>IN</sub> < V <sub>SS</sub> =0.3V	-5	_	mA	1
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins				_
	Negative current injection	<b>–25</b>	_	mA	
$V_{RAM}$	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	_

All I/O pins are internally clamped to V<sub>SS</sub> through a ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> greater than V<sub>IO\_MIN</sub> (= V<sub>SS</sub>-0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R = (V<sub>IO\_MIN</sub> - V<sub>IN</sub>)/II<sub>ICIO</sub>I.

### 2.2.2 LVD and POR operating requirements

Table 6. V<sub>DD</sub> supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling V <sub>DD</sub> POR detect voltage	0.8	1.1	1.5	V	_
$V_{LVDH}$	Falling low-voltage detect threshold — high range (LVDV = 01)	2.48	2.56	2.64	V	_
	Low-voltage warning thresholds — high range					1
$V_{\text{LVW1H}}$	• Level 1 falling (LVWV = 00)	2.62	2.70	2.78	V	
$V_{LVW2H}$	Level 2 falling (LVWV = 01)	2.72	2.80	2.88	V	

Table 6. V<sub>DD</sub> supply LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>LVW3H</sub>	Level 3 falling (LVWV = 10)	2.82	2.90	2.98	V	
V <sub>LVW4H</sub>	Level 4 falling (LVWV = 11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	±60	_	mV	_
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	_
	Low-voltage warning thresholds — low range					1
V <sub>LVW1L</sub>	Level 1 falling (LVWV = 00)	1.74	1.80	1.86	V	
V <sub>LVW2L</sub>	• Level 2 falling (LVWV = 01)	1.84	1.90	1.96	V	
V <sub>LVW3L</sub>	• Level 3 falling (LVWV = 10)	1.94	2.00	2.06	V	
V <sub>LVW4L</sub>	Level 4 falling (LVWV = 11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	±40	_	mV	_
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	_
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	_

<sup>1.</sup> Rising thresholds are falling threshold + hysteresis voltage

# 2.2.3 Voltage and current operating behaviors

Table 7. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — Normal drive pad (except RESET)				1, 2
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -5 \text{ mA}$	V <sub>DD</sub> – 0.5	_	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -2.5 mA	V <sub>DD</sub> – 0.5	_	V	
V <sub>OH</sub>	Output high voltage — High drive pad (except RESET)				1, 2
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -20 \text{ mA}$	$V_{DD} - 0.5$	_	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -10 mA	V <sub>DD</sub> – 0.5	_	V	
I <sub>OHT</sub>	Output high current total for all ports	_	100	mA	_
V <sub>OL</sub>	Output low voltage — Normal drive pad				1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 5 \text{ mA}$	_	0.5	V	
	• $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 2.5 \text{ mA}$	_	0.5	V	
V <sub>OL</sub>	Output low voltage — High drive pad				1

Table 7. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 20 \text{ mA}$	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 10 mA	_	0.5	V	
I <sub>OLT</sub>	Output low current total for all ports	_	100	mA	_
I <sub>IN</sub>	Input leakage current (per pin) for full temperature range	_	1	μΑ	3
I <sub>IN</sub>	Input leakage current (per pin) at 25 °C	_	0.025	μA	3
I <sub>IN</sub>	Input leakage current (total all pins) for full temperature range	_	41	μΑ	3
I <sub>OZ</sub>	Hi-Z (off-state) leakage current (per pin)	_	1	μA	_
R <sub>PU</sub>	Internal pullup resistors	20	50	kΩ	4
R <sub>PD</sub>	Internal pulldown resistors	20	50	kΩ	5

<sup>1.</sup> I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.

### 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$  and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- HIRC clock mode

VLLSx→RUN recovery uses LIRC clock mode at the default CPU and system frequency of 8 MHz, and a bus and flash clock frequency of 4 MHz.

Table 8. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Note
	After a POR event, amount of time from the point V <sub>DD</sub> reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	I	_	300	μs	1
	• VLLS0 → RUN	_	152	166	μs	

<sup>2.</sup> The reset pin only contains an active pull down device when configured as the RESET signal or as a GPIO. When configured as a GPIO output, it acts as a pseudo open drain output.

Measured at V<sub>DD</sub> = 3.6 V

<sup>4.</sup> Measured at V<sub>DD</sub> supply voltage = V<sub>DD</sub> min and Vinput = V<sub>SS</sub>

<sup>5.</sup> Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{input} = V_{DD}$ 

Table 8. Power mode transition operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Note
	• VLLS1 → RUN	_	152	166	μs	
	• VLLS3 → RUN			404		
		_	93	104	μs	
	VLPS → RUN					
		_	7.5	8	μs	
	• STOP → RUN					
		_	7.5	8	μs	

<sup>1.</sup> Normal boot (FTFA\_FOPT[LPBOOT]=11).

## 2.2.5 Power consumption operating behaviors

Table 9. MCX C041 QFN packages power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max. <sup>1</sup>	Unit	Notes
I <sub>DDA</sub>	Analog supply current	_	_	See note	mA	2
I <sub>DD_RUNCO</sub>	Running CoreMark in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, V <sub>DD</sub> = 3.0 V					3
	• at 25 °C	_	5.49	5.71	mA	
	• at 105 °C	_	5.62	5.84		
I <sub>DD_RUNCO</sub>	Running While(1) loop in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, V <sub>DD</sub> = 3.0 V					3
	• at 25 °C	_	5.16	5.37	mA	
	• at 105 °C	_	5.27	5.48		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock disable 48 MHz core/24 MHz flash, V <sub>DD</sub> = 3.0 V					3
	• at 25 °C	_	6.03	6.27	mA	
	• at 105 °C	_	6.16	6.41		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running CoreMark in flash all peripheral clock disable, 24 MHz core/12 MHz flash, V <sub>DD</sub> = 3.0 V					3
	• at 25 °C	_	3.71	3.86	mA	
	• at 105 °C	_	3.81	3.96		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock disable 12 MHz core/6 MHz flash, V <sub>DD</sub> = 3.0 V					3
		_	2.47	2.57	mA	

Table 9. MCX C041 QFN packages power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max. <sup>1</sup>	Unit	Notes
	• at 25 °C	_	2.58	2.68		
	• at 105 °C					
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock enable 48 MHz core/24 MHz flash, V <sub>DD</sub> = 3.0 V					3
	• at 25 °C	_	6.43	6.69	mA	
	• at 105 °C	_	6.56	6.82		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running While(1) loop in flash all peripheral clock disable, 48 MHz core/24 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C  • at 105 °C	_ _	5.71 5.82	5.94 6.05	mA	_
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running While(1) loop in Flash all peripheral clock disable, 24 MHz core/12 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C  • at 105 °C	_ _	3.3 3.4	3.43 3.54	mA	_
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, Running While(1) loop in Flash all peripheral clock disable, 12 MHz core/6 MHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C • at 105 °C	_ _	2.28 2.38	2.37 2.48	mA	_
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, Running While(1) loop in Flash all peripheral clock enable, 48 MHz core/24 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C  • at 105 °C	_ _ _	6.1 6.22	6.34 6.47	mA	_
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running While(1) loop in SRAM all peripheral clock disable, 48 MHz core/24 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C  • at 105 °C	_ _	3.14 3.27	3.23 3.36	mA	_
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running While(1) loop in SRAM all peripheral clock enable, 48 MHz core/24 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C	_	3.54 3.67	3.63 3.76	mA	_
	• at 105 °C		0.07	0.70		

Table 9. MCX C041 QFN packages power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max. <sup>1</sup>	Unit	Notes
I <sub>DD_VLPRCO</sub>	Very-low-power run While(1) loop in flash in compute operation mode— 2 MHz LIRC mode, 2 MHz core/0.5 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C	_	500	750	μА	_
I <sub>DD_VLPRCO</sub>	Very-low-power-run While(1) loop in SRAM in compute operation mode— 8 MHz LIRC mode, 4 MHz core / 1 MHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C	_	188	217	μΑ	_
I <sub>DD_VLPRCO</sub>	Very-low-power run While(1) loop in SRAM in compute operation mode:—2 MHz LIRC mode, 2 MHz core / 0.5 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C	_	82	123	μА	_
I <sub>DD_VLPR</sub>	Very-low-power run mode current— 2 MHz LIRC mode, While(1) loop in flash all peripheral clock disable, 2 MHz core / 0.5 MHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C	_	503	754	μА	_
I <sub>DD_VLPR</sub>	Very-low-power run mode current— 2 MHz LIRC mode, While(1) loop in flash all peripheral clock disable, 125 kHz core / 31.25 kHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C	_	60	90	μА	_
I <sub>DD_VLPR</sub>	Very-low-power run mode current— 2 MHz LIRC mode, While(1) loop in flash all peripheral clock enable, 2 MHz core / 0.5 MHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C	_	516	774	μА	_
I <sub>DD_VLPR</sub>	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in SRAM in all peripheral clock disable, 4 MHz core / 1 MHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C	_	209	350	μА	_
I <sub>DD_VLPR</sub>	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in SRAM all peripheral clock enable, 4 MHz core / 1 MHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C	_	229	370	μА	_
I <sub>DD_VLPR</sub>	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM in all peripheral clock disable, 2 MHz core / 0.5 MHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C	_	93	140	μА	_
I <sub>DD_VLPR</sub>	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM all peripheral clock disable, 125 kHz core / 31.25 kHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C	_	31	81	μА	_
I <sub>DD_VLPR</sub>	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM all					_

Table 9. MCX C041 QFN packages power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max. <sup>1</sup>	Unit	Notes
	peripheral clock enable, 2 MHz core / 0.5 MHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C	_	103	154	μА	
I <sub>DD_WAIT</sub>	Wait mode current—core disabled, 48 MHz system/24 MHz bus, flash disabled (flash doze enabled), all peripheral clocks disabled, MCG_Lite under HIRC mode, V <sub>DD</sub> = 3.0 V	_	1.4	1.94	mA	_
I <sub>DD_WAIT</sub>	Wait mode current—core disabled, 24 MHz system/12 MHz bus, flash disabled (flash doze enabled), all peripheral clocks disabled, MCG_Lite under HIRC mode, V <sub>DD</sub> = 3.0 V	_	1.02	1.24	mA	_
I <sub>DD_VLPW</sub>	Very-low-power wait mode current, core disabled, 4 MHz system/ 1 MHz bus and flash, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V	_	121	181	μА	_
I <sub>DD_VLPW</sub>	Very-low-power wait mode current, core disabled, 2 MHz system/ 0.5 MHz bus and flash, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V	_	59	97	μА	_
I <sub>DD_VLPW</sub>	Very-low-power wait mode current, core disabled, 125 kHz system/ 31.25 kHz bus and flash, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V	_	28	42	μА	_
DD_PSTOP2	Partial Stop 2, core and system clock disabled, 12 MHz bus and flash, $V_{DD} = 3.0 \text{ V}$					_
		_	1.53	2.03	mA	
DD_PSTOP2	Partial Stop 2, core and system clock disabled, flash doze enabled, 12 MHz bus, $V_{DD} = 3.0 \text{ V}$					_
		_	0.881	1.18	mA	
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V  • at 25 °C and below	_	158	175.7		_
	• at 50 °C	_	164	179.48		
	• at 85 °C	_	187	199.54	μΑ	
	• at 105 °C	_	219	236.43		
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V  • at 25 °C and below	_	2.2	2.71		_
	• at 50 °C	_	3.9	6.63		
	• at 85 °C	_	13.9	18.25	μΑ	
	• at 105 °C	_	28.4	36.59	•	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 1.8 V • at 25 °C and below		2.2	2.674		_
	• at 50 °C	_	3.8	6.44		
			13.2	17.37		

Table 9. MCX C041 QFN packages power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max. <sup>1</sup>	Unit	Notes
	• at 85 °C	_	27.8	35.54		
	• at 105 °C					
I <sub>DD_VLLS3</sub>	Very-low-leakage stop mode 3 current, all				_	_
	peripheral disable, at 3.0 V  • at 25 °C and below	_	1.08	1.17	μA	
	• at 50 °C	_	1.4	1.52		
	• at 85 °C	_	3.45	3.96		
	• at 105 °C	_	7.02	8.19		
I <sub>DD_VLLS3</sub>	Very-low-leakage stop mode 3 current with					_
	RTC current, at 3.0 V	_	1.47	1.56	μA	
	• at 25 °C and below	_	1.82	1.94		
	• at 55 °C	_	3.93	4.44		
	• at 85 °C	_	7.6	8.77		
	• at 105 °C					
I <sub>DD_VLLS3</sub>	Very-low-leakage stop mode 3 current with					_
	RTC current, at 1.8 V • at 25 °C and below	_	1.33	1.42	μA	
	• at 50 °C	_	1.65	1.77		
	• at 85 °C	_	3.56	4.07		
	• at 105 °C	_	6.92	8.09		
I <sub>DD_VLLS1</sub>	Very-low-leakage stop mode 1 current all					_
	peripheral disabled at 3.0 V	_	566	690		
	• at 25 °C and below	_	788	839		
	• at 50°C	_	2270	2600	nA	
	• at 85°C	_	4980	5820		
	• at 105 °C			3020		
I <sub>DD_VLLS1</sub>	Very-low-leakage stop mode 1 current RTC					_
	enabled at 3.0 V  • at 25 °C and below	_	969	1059		
	• at 50°C	_	1200	1251		
	• at 85°C	_	2740	3070	nA	
	• at 105 °C	_	5610	6450		
I <sub>DD_VLLS1</sub>	Very-low-leakage stop mode 1 current RTC enabled at 1.8 V					_
	• at 25 °C and below	_	826	916		
	• at 50°C	_	1040	1091		
	• at 85°C	_	2400	2730	nA	
	• at 105 °C	_	4910	5750		

Table 9. MCX C041 QFN packages power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max. <sup>1</sup>	Unit	Notes
I <sub>DD_VLLS0</sub>	Very-low-leakage stop mode 0 current all peripheral disabled					_
	(SMC_STOPCTRL[PORPO] = 0) at 3.0 V • at 25 °C and below	_	265	373		
	• at 50 °C	_	467	512.9	nA	
	• at 85 °C	_	1920	2256		
	• at 105 °C	_	4540	5395		
I <sub>DD_VLLS0</sub>	Very-low-leakage stop mode 0 current all peripheral disabled					4
	(SMC_STOPCTRL[PORPO] = 1) at 3 V • at 25 °C and below	_	77	350		
	• at 50 °C	_	255	465.70	nA	
	• at 85 °C	_	1640	1994		
	• at 105 °C	_	4080	4956		

- 1. The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).
- 2. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 3. MCG\_Lite configured for HIRC mode. CoreMark benchmark compiled using IAR with optimization level high, optimized for balanced.
- 4. No brownout

Table 10. Low power mode peripheral adders — typical value

Symbol	Description	Temperature (°C)						Unit
		-40	25	50	70	85	105 <sup>1</sup>	
I <sub>LIRC8MHz</sub>	8 MHz internal reference clock (LIRC) adder. Measured by entering STOP or VLPS mode with 8 MHz LIRC enabled, MCG_SC[FCRDIV]=000b, MCG_MC[LIRC_DIV2]=000b.	68	68	68	68	68	68	μА
I <sub>LIRC2MHz</sub>	2 MHz internal reference clock (LIRC) adder. Measured by entering STOP mode with the 2 MHz LIRC enabled, MCG_SC[FCRDIV]=000b, MCG_MC[LIRC_DIV2]=000b.	27	27	27	27	27	27	μА
lerefsten32kHz	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.  • VLLS1  • VLLS3	340 340	410 410	460 460	470 490	480 530	600 600	
	VLPS STOP	340	420	480	570	610	850	
		340	420	480	570	610	850	nA

Table 10. Low power mode peripheral adders — typical value (continued)

Symbol	Description		-	Tempera	ature (°C	<del>;</del> )		Unit
		-40	25	50	70	85	105 <sup>1</sup>	
I <sub>LPTMR</sub>	LPTMR peripheral adder measured by placing the device in VLLS1 mode with LPTMR enabled using LPO.	30	30	30	85	100	200	nA
Ісмр	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	15	15	15	15	15	15	μА
I <sub>RTC</sub>	RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption.	340	440	440	480	520	620	nA
I <sub>UART</sub>	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.  • LIRC8M (8 MHz internal reference clock)  • LIRC2M (2 MHz internal	85 28	85 28	85 28	85 28	85 28	85 28	μА
I <sub>TPM</sub>	reference clock)  TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents.  • LIRC8M (8 MHz internal reference clock)  • LIRC2M (2 MHz internal reference clock)	93	93 35	93 35	93 35	93 35	93	μА
I <sub>BG</sub>	Bandgap adder when BGEN bit is set and device is placed in VLPx or VLLSx mode.	45	45	45	45	45	45	μA
I <sub>ADC</sub>	ADC peripheral adder combining the measured values at V <sub>DD</sub> and V <sub>DDA</sub> by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	340	340	340	340	340	340	μА

<sup>1.</sup> For QFN packages only.

#### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG-Lite in HIRC for run mode, and LIRC for VLPR mode
- No GPIOs toggled
- Code execution from flash
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA




Figure 4. Run mode supply current vs. core frequency (loop located in flash)




Figure 5. Run mode supply current vs. core frequency (loop located in SRAM)




Figure 6. VLPR mode current vs. core frequency (loop in SRAM)

## 2.2.6 EMC radiated emissions operating behaviors

Table 11. EMC radiated emissions operating behaviors for 24-pin QFN package

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	5	dΒμV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50-150	7	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	5	dΒμV	
$V_{RE4}$	Radiated emissions voltage, band 4	500-1000	5	dΒμV	
V <sub>RE_IEC</sub>	IEC/SAE level	0.15-1000	N	_	2, 3

<sup>1.</sup> Determined according to IEC 61967-2 (and SAE J1752/3) radiated radio frequency (RF) emissions measurement standard. Typical Configuration: Appendix B: DUT Software Configuration—2. Typical Configuration.

<sup>2.</sup>  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{irc48m} = 48 \,\text{MHz}$ ,  $f_{SYS} = 48 \,\text{MHz}$ ,  $f_{BUS} = 24 \,\text{MHz}$ 

IEC/SAE Level Maximums: N≤12 dBμV, M≤18 dBμV, L≤24 dBμV, K≤30 dBμV, I ≤ 36 dBμV, H ≤ 42 dBμV, G≤48 dBμV.

## 2.2.7 EMC Radiated Emissions Web Search Procedure boilerplate

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.nxp.com.
- 2. Perform a keyword search for "EMC design"

## 2.2.8 Capacitance attributes

Table 12. Capacitance attributes

	Symbol	Description	Min.	Max.	Unit
Ī	C <sub>IN</sub>	Input capacitance	_	7	pF

# 2.3 Switching specifications

### 2.3.1 Device clock specifications

Table 13. Device clock specifications

Symbol	Description	Min.	Max.	Unit
	Normal run mode	•	•	•
f <sub>SYS</sub>	System and core clock	_	48	MHz
f <sub>BUS</sub>	Bus clock	_	24	MHz
f <sub>FLASH</sub>	Flash clock	_	24	MHz
f <sub>LPTMR</sub>	LPTMR clock	_	24	MHz
	VLPR and VLPS modes <sup>1</sup>			
f <sub>SYS</sub>	System and core clock	_	4	MHz
f <sub>BUS</sub>	Bus clock	_	1	MHz
f <sub>FLASH</sub>	Flash clock	_	1	MHz
f <sub>LPTMR</sub>	LPTMR clock <sup>2</sup>	_	24	MHz
f <sub>ERCLK</sub>	External reference clock	_	16	MHz
f <sub>LPTMR_ERCLK</sub>	LPTMR external reference clock	_	16	MHz
f <sub>TPM</sub>	TPM asynchronous clock	_	8	MHz
f <sub>UART0</sub>	UART0 asynchronous clock	_	8	MHz

#### General

- The frequency limitations in VLPR and VLPS modes here override any frequency specification listed in the timing specification for any other module. These same frequency limits apply to VLPS, whether VLPS was entered from RUN or from VLPR.
- 2. The LPTMR can be clocked at this speed in VLPR or VLPS only when the source is an external pin.

### 2.3.2 General switching specifications

These general-purpose specifications apply to all signals configured for GPIO and UART signals.

Table 14. General switching specifications

Description	Min.	Max.	Unit	Notes
GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1
External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	2
GPIO pin interrupt pulse width — Asynchronous path	16	_	ns	2
Port rise and fall time	_	36	ns	3

- 1. The greater synchronous and asynchronous timing must be met.
- 2. This is the shortest pulse that is guaranteed to be recognized.
- 3. 75 pF load

# 2.4 Thermal specifications

### 2.4.1 Thermal operating requirements

Table 15. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit	Note
T <sub>J</sub>	Die junction temperature	_	125	°C	
T <sub>A</sub>	Ambient temperature	-40	125	°C	1, 2

- 1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\theta JA} \times$  chip power dissipation.
- 2. The device operating specification is not guaranteed beyond 125C Tj

#### 2.4.2 Thermal attributes

Table 16. Thermal attributes

Board type	Symbol	Description	16 QFN	20 WLCSP	24 QFN	Unit	Notes
Single-layer (1S)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	64.2	69.8	60.7	°C/W	1,2
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	53.3	57.5	48.5	°C/W	1,2,3
Single-layer (1S)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	55.4	62.03	51.0	°C/W	1,3
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	48.9	54.3	43.6	°C/W	1,3
_	R <sub>0JB</sub>	Thermal resistance, junction to board	33.5	51.64	30.4	°C/W	4
_	R <sub>eJC</sub>	Thermal resistance, junction to case	20.9	0.73	9.8	°C/W	5
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	0.2	0.2	0.2	°C/W	6
_	$\Psi_{ m JB}$	Thermal characterization parameter, junction to package bottom outside center (natural convection)	22.4	-	21.8	°C/W	7

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.
- Thermal characterization parameter indicating the temperature difference between package bottom center and the
  junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization
  parameter is written as Psi-JB.

# 3 Peripheral operating requirements and behaviors

#### 3.1 Core modules

### 3.1.1 SWD electricals

Table 17. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1	_	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 7. Serial wire clock input timing




Figure 8. Serial wire data timing

# 3.2 System modules

There are no specifications necessary for the device's system modules.

## 3.3 Clock modules

# 3.3.1 MCG-Lite specifications

Table 18. HIRC48M specification

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	_	3.6	V	_
I <sub>DD48M</sub>	Supply current	_	400	500	μΑ	_
f <sub>irc48m</sub>	Internal reference frequency		48	_	MHz	_
Δf <sub>irc48m_ol_lv</sub>	total deviation of IRC48M frequency at low voltage (VDD=1.71V-1.89V) over temperature				%f <sub>irc48m</sub>	_
			± 0.5	TBD±1.5		

Table 18. HIRC48M specification (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
Δf <sub>irc48m_ol_hv</sub>	total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over temperature					_
	(VDD=1.09V-3.0V) Over temperature		± 0.5	TBD±1.0	%f <sub>irc48m</sub>	
J <sub>cyc_irc48m</sub>	Period Jitter (RMS)	_	35	150	ps	_
t <sub>irc48mst</sub>	Startup time	_	2	3	μs	1

<sup>1.</sup> IRC48M startup time is defined as the time between clock enablement and clock availability for system use. Enable the clock by setting MCG\_MC[HIRCEN] = 1. See reference manual for details.

Table 19. LIRC8M/2M specification

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.08	_	1.47	V	_
Т	Temperature range	-40	_	125	°C	_
I <sub>DD_2M</sub>	Supply current in 2 MHz mode	_	14	17	μΑ	_
I <sub>DD_8M</sub>	Supply current in 8 MHz mode	_	30	35	μΑ	_
f <sub>IRC_2M</sub>	Output frequency	_	2	_	MHz	_
f <sub>IRC_8M</sub>	Output frequency	_	8	_	MHz	_
f <sub>IRC_UT_2M</sub>	Output frequency range (untrimmed)	_	_	±30	%f <sub>IRC</sub>	_
f <sub>IRC_UT_8M</sub>	Output frequency range (untrimmed)	_	_	±30	%f <sub>IRC</sub>	_
f <sub>IRC_T_2M</sub>	Output frequency range (trimmed)	_	_	±3	%f <sub>IRC</sub>	V <sub>DD</sub> ≥1.89 V
f <sub>IRC_T_8M</sub>	Output frequency range (trimmed)	_	_	±3	%f <sub>IRC</sub>	V <sub>DD</sub> ≥1.89 V
T <sub>su_2M</sub>	Startup time	_	_	12.5	μs	_
T <sub>su_8M</sub>	Startup time	_	_	12.5	μs	_

# 3.3.2 Oscillator electrical specifications

# 3.3.2.1 Oscillator DC electrical specifications Table 20. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode					1
	• 32 kHz	_	500	_	nA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
C <sub>y</sub>	XTAL load capacitance	_	_	_		2, 3

Table 20. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode	_	_	_	ΜΩ	2, 4
R <sub>S</sub>	Series resistor — low-frequency, low-power mode	_	_	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode	_	0.6	_	V	

- 1.  $V_{DD}$ =3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3.  $C_x, C_y$  can be provided by using either the integrated capacitors or by using external components.
- 4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

# 3.3.2.2 Oscillator frequency specifications Table 21. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low frequency mode	32	_	40	kHz	
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode	_	7501000	_	ms	1, 2

- 1. Proper PC board layout procedures must be followed to achieve specifications.
- 2. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

## 3.4 Memories and memory interfaces

#### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

## 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 22. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	_	7.5	18	μs	
t <sub>hversscr</sub>	Sector Erase high-voltage time	_	13	113	ms	1
t <sub>hversall</sub>	Erase All high-voltage time	_	52	452	ms	1

<sup>1.</sup> Maximum time based on expectations at cycling end-of-life.

# 3.4.1.2 Flash timing specifications — commands Table 23. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>rd1sec1k</sub>	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	_	65	145	μs	
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	14	114	ms	2
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	0.5	ms	
t <sub>rdonce</sub>	Read Once execution time	_	_	25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65	_	μs	
t <sub>ersall</sub>	Erase All Blocks execution time	_	61	500	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1

<sup>1.</sup> Assumes 25 MHz flash clock frequency.

# 3.4.1.3 Flash high voltage current behaviors Table 24. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

## 3.4.1.4 Reliability specifications

#### Table 25. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
	Prograi	m Flash				

<sup>2.</sup> Maximum times for erase parameters based on expectations at cycling end-of-life.

Table 25. NVM reliability specifications (continued)

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2

Typical data retention values are based on measured response accelerated at high temperature and derated to a
constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in
Engineering Bulletin EB619.

# 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

# 3.6 Analog

## 3.6.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

# 3.6.1.1 12-bit ADC operating conditions Table 26. 12-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	$V_{DDA}$	$V_{DDA}$	V	3
V <sub>REFL</sub>	ADC reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	3
V <sub>ADIN</sub>	Input voltage		$V_{REFL}$	_	V <sub>REFH</sub>	V	
C <sub>ADIN</sub>	Input capacitance	8-bit / 10-bit / 12-bit modes	_	4	5	pF	
R <sub>ADIN</sub>	Input series resistance		_	2	5	kΩ	

<sup>2.</sup> Cycling endurance represents number of program/erase cycles at -40 °C  $\leq$  T<sub>i</sub>  $\leq$  125 °C.

Table 26.	12-bit ADC o	perating	conditions (	(continued)	)
-----------	--------------	----------	--------------	-------------	---

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
R <sub>AS</sub>	Analog source resistance (external)	12-bit modes f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	4
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 12-bit mode	1.0	_	18.0	MHz	5
C <sub>rate</sub>	ADC conversion rate	≤ 12-bit modes  No ADC hardware averaging  Continuous conversions enabled, subsequent conversion time	20.000	_	818.330	Ksps	6

- 1. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 1.0 \text{ MHz}$ , unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. For packages without dedicated VREFH and VREFL pins,  $V_{REFH}$  is internally tied to  $V_{DDA}$ , and  $V_{REFL}$  is internally tied to  $V_{SSA}$ .
- 4. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8  $\Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.
- 5. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 6. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 9. ADC input impedance equivalency diagram

#### 3.6.1.2 12-bit ADC electrical characteristics

Table 27. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Symbol	Description	Conditions <sup>1</sup> .	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3
	ADC	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> =
	asynchronous clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	1/f <sub>ADACK</sub>
f <sub>ADACK</sub>		• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter for	sample tim	nes	ı		1
TUE	Total	12-bit modes	_	±6	_	LSB <sup>4</sup>	5
	unadjusted error	• <12-bit modes	_	±3	±6		
DNL	Differential non- linearity	12-bit modes	_	±0.9	-1.1 to +1.9	LSB <sup>4</sup>	5
		• <12-bit modes	_	±0.4	–0.3 to 0.5		
INL	Integral non- linearity	12-bit modes	_	±1.5	-2.7 to +1.9	LSB <sup>4</sup>	5
		• <12-bit modes	_	±0.5	-0.7 to +0.5		
E <sub>FS</sub>	Full-scale error	12-bit modes	_	5	_	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		• <12-bit modes	_	2	3		V <sub>DDA</sub> <sup>5</sup>
EQ	Quantization error	12-bit modes	_	_	±0.5	LSB <sup>4</sup>	
E <sub>IL</sub>	Input leakage error			I <sub>In</sub> × R <sub>AS</sub>		mV	I <sub>In</sub> = leakage current (refer to the MCU's
							voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	6
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	6

<sup>1.</sup> All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$ 

<sup>2.</sup> Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 2.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>3.</sup> The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.

<sup>4.</sup>  $1 LSB = (V_{REFH} - V_{REFL})/2^{N}$ 

- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. ADC conversion clock < 3 MHz

Table 28. 12-bit ADC characteristics ( $V_{REFH} = V_{REFO}$ ,  $V_{REFL} = V_{SSA}$ )

Symbol	Description	Conditions <sup>1</sup> .	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3
	ADC	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> =
	asynchronous clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	1/f <sub>ADACK</sub>
f <sub>ADACK</sub>	olook oodloo	• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter for	sample time	es			
TUE	Total	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	unadjusted error	• <12-bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
		• <12-bit modes	_	±0.2	-0.3 to 0.5		
INL	Integral non- linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5
		• <12-bit modes	_	±0.5	-0.7 to +0.5		
E <sub>FS</sub>	Full-scale error	12-bit modes	_	-4	-5.4	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		• <12-bit modes	_	-1.4	-1.8		V <sub>DDA</sub> <sup>5</sup>
EQ	Quantization error	12-bit modes	_	_	±0.5	LSB <sup>4</sup>	
E <sub>IL</sub>	Input leakage error			I <sub>In</sub> × R <sub>AS</sub>		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	6
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	6

- 1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{REFO}$
- 2. Typical values assume  $V_{REFO} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 2.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.
- 3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4.  $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)

#### 6. ADC conversion clock < 3 MHz




Figure 10. Typical ENOB vs. ADC\_CLK for 12-bit single-ended mode

## 3.6.2 CMP and 6-bit DAC electrical specifications

Table 29. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μА
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μA
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> - 0.3	_	$V_{DD}$	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	CR0[HYSTCTR] = 11	_	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5	_	_	V
V <sub>CMPOI</sub>	Output low	_	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns

Table 29. Comparator and 6-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μΑ
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

- 1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ -0.6 V.
- 2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.
- 3.  $1 LSB = V_{reference}/64$




Figure 11. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)




Figure 12. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

## 3.6.3 Voltage reference electrical specifications

Table 30. VREF full-range operating requirements

Symbol	Description	Min. Max.		Unit	Notes
$V_{DDA}$	Supply voltage	1.71 3.6		V	
T <sub>A</sub>	Temperature		emperature he device	°C	
C <sub>L</sub>	Output load capacitance	1(	00	nF	1, 2

<sup>1.</sup> C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.

Table 31 is tested under the condition of setting VREF\_TRM[CHOPEN], VREF\_SC[REGEN] and VREF\_SC[ICOMPEN] bits to 1.

<sup>2.</sup> The load capacitance should not exceed +/-25% of the nominal specified  $C_L$  value over the operating temperature range of the device.

Table 31. VREF full-range operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal V <sub>DDA</sub> and temperature=25C	1.1965	1.2	1.2027	V	1
V <sub>out</sub>	Voltage reference output — factory trim	1.1584	_	1.2376	V	1
V <sub>out</sub>	Voltage reference output — user trim	1.198	_	1.202	V	1
V <sub>step</sub>	Voltage reference trim step	_	0.5	_	mV	1
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range: 0 to 70°C)	_	_	50	mV	1
Ac	Aging coefficient	_	_	400	uV/yr	
I <sub>bg</sub>	Bandgap only current	_	_	80	μΑ	1
I <sub>lp</sub>	Low-power buffer current	_	_	360	uA	1
I <sub>hp</sub>	High-power buffer current	_	_	1	mA	1
$\Delta V_{LOAD}$	Load regulation				μV	1, 2
	• current = ± 1.0 mA	_	200	_		
T <sub>stup</sub>	Buffer startup time	_	_	100	μs	
V <sub>vdrift</sub>	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	_	mV	1

<sup>1.</sup> See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.

Table 32. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	50	°C	

Table 33. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim	1.173	1.225	V	

# 3.7 Timers

See General switching specifications.

## 3.8 Communication interfaces

<sup>2.</sup> Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

#### 3.8.1 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

All timing is shown with respect to  $20\%~V_{DD}$  and  $80\%~V_{DD}$  thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

Num. Symbol Description Min. Max. Unit Note 1  $f_{op}$ Frequency of operation f<sub>periph</sub>/2048 f<sub>periph</sub>/2 Hz SPSCK period 2 x t<sub>periph</sub> 2048 x 2 t<sub>SPSCK</sub> tperiph Enable lead time 1/2  $t_{Lead}$ t<sub>SPSCK</sub> Enable lag time t<sub>Lag</sub> t<sub>SPSCK</sub>  $t_{periph} - 30$ Clock (SPSCK) high or low time 1024 x ns twspsck tperiph Data setup time (inputs)  $t_{SU}$ 7 Data hold time (inputs) 0  $t_{HI}$ ns 8 Data valid (after SPSCK edge) 10 ns 9 Data hold time (outputs) 0  $t_{HO}$ ns 10 Rise time input  $t_{\text{periph}} - 25$  $t_{RI}$ ns Fall time input  $t_{FI}$ Rise time output 11 25 ns t<sub>RO</sub>  $t_{FO}$ Fall time output

Table 34. SPI master mode timing on slew rate disabled pads

Table 35. SPI master mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	f <sub>periph</sub> /2048	f <sub>periph</sub> /2	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>periph</sub>	2048 x t <sub>periph</sub>	ns	2
3	t <sub>Lead</sub>	Enable lead time	1/2	<del>_</del>	t <sub>SPSCK</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> – 30	1024 x t <sub>periph</sub>	ns	_

Table continues on the next page...


<sup>1.</sup> For SPI0, f<sub>periph</sub> is the bus clock (f<sub>BUS</sub>).

<sup>2.</sup>  $t_{periph} = 1/f_{periph}$ 

Table 35. SPI master mode timing on slew rate enabled pads (continued)


Num.	Symbol	Description	Min.	Max.	Unit	Note
6	t <sub>SU</sub>	Data setup time (inputs)	96	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	0	_	ns	_
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	52	ns	_
9	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
10	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> – 25	ns	_
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	_	36	ns	_
	t <sub>FO</sub>	Fall time output				

- 1. For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).
- 2.  $t_{periph} = 1/f_{periph}$



- 1. If configured as an output.
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 13. SPI master mode timing (CPHA = 0)



1.If configured as output

Figure 14. SPI master mode timing (CPHA = 1)

Table 36. SPI slave mode timing on slew rate disabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	0	f <sub>periph</sub> /4	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>periph</sub>	_	ns	2
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>periph</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>periph</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	3	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	7	_	ns	_
8	ta	Slave access time	23	t <sub>periph</sub>	ns	3
9	t <sub>dis</sub>	Slave MISO disable time	23	t <sub>periph</sub>	ns	4
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25.7	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> – 25	ns	_
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				

<sup>1.</sup> For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).

<sup>2.</sup> LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

 <sup>2.</sup> t<sub>periph</sub> = 1/f<sub>periph</sub>
 3. Time to data active from high-impedance state

<sup>4.</sup> Hold time to high-impedance state

Table 37. SPI slave mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	0	f <sub>periph</sub> /4	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>periph</sub>	_	ns	2
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>periph</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>periph</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	2	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	7	_	ns	_
8	ta	Slave access time	_	t <sub>periph</sub>	ns	3
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>periph</sub>	ns	4
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	122	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> – 25	ns	_
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	36	ns	_
	t <sub>FO</sub>	Fall time output				

- 1. For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).
- $$\begin{split} t_{periph} &= 1/f_{periph} \\ \text{Time to data active from high-impedance state} \end{split}$$
- 4. Hold time to high-impedance state




Figure 15. SPI slave mode timing (CPHA = 0)




Figure 16. SPI slave mode timing (CPHA = 1)

# 3.8.2 Inter-Integrated Circuit Interface (I2C) timing Table 38. I2C timing

Characteristic	Symbol	Standa	rd Mode	Fast	Mode	Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f <sub>SCL</sub>	0	100 <sup>1</sup>	0	400 <sup>2</sup>	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	_	μs
LOW period of the SCL clock	$t_{LOW}$	4.7	_	1.25	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	_	0.6	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	_	0.6	_	μs
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	0 <sup>3</sup>	3.45 <sup>4</sup>	0 <sup>5</sup>	0.9 <sup>3</sup>	μs
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>6</sup>	_	100 <sup>4</sup> , <sup>7</sup>	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>8</sup>	300	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>7</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns

<sup>1.</sup> The PTB3 and PTB4 pins can support only the Standard mode.

<sup>2.</sup> The maximum SCL Clock Frequency in Fast mode with maximum bus loading can be achieved only when using the high drive pins across the full voltage range and when using the normal drive pins and VDD ≥ 2.7 V.

#### Peripheral operating requirements and behaviors

- The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
  acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL
  lines.
- 4. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 5. Input signal Slew = 10 ns and Output Load = 50 pF
- 6. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 7. A Fast mode  $I^2C$  bus device can be used in a Standard mode  $I^2C$  bus system, but the requirement  $t_{SU; DAT} \ge 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250$  ns (according to the Standard mode  $I^2C$  bus specification) before the SCL line is released.
- 8.  $C_b = total$  capacitance of the one bus line in pF.

To achieve 1MHz I2C clock rates, consider the following recommendations:

- To counter the effects of clock stretching, the I2C baud Rate select bits can be configured for faster than desired baud rate.
- Use high drive pad and DSE bit should be set in PORTx\_PCRn register.
- Minimize loading on the I2C SDA and SCL pins to ensure fastest rise times for the SCL line to avoid clock stretching.
- Use smaller pull up resistors on SDA and SCL to reduce the RC time constant.

Characteristic	Symbol	Minimum	Maximum	Unit			
SCL Clock Frequency	f <sub>SCL</sub>	0	1 <sup>1, 2</sup>	MHz			
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	0.26	_	μs			
LOW period of the SCL clock	t <sub>LOW</sub>	0.5	_	μs			
HIGH period of the SCL clock	t <sub>HIGH</sub>	0.26	_	μs			
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	0.26	_	μs			
Data hold time for I <sub>2</sub> C bus devices	t <sub>HD</sub> ; DAT	0	_	μs			
Data set-up time	t <sub>SU</sub> ; DAT	50	_	ns			
Rise time of SDA and SCL signals	t <sub>r</sub>	20 +0.1C <sub>b</sub>	120	ns			
Fall time of SDA and SCL signals	t <sub>f</sub>	20 +0.1C <sub>b</sub> <sup>3</sup>	120	ns			
Set-up time for STOP condition	t <sub>SU</sub> ; STO	0.26	_	μs			
Bus free time between STOP and START condition	t <sub>BUF</sub>	0.5	_	μs			
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	0	50	ns			

Table 39. I <sup>2</sup>C 1Mbit/s timing

<sup>1.</sup> The maximum SCL clock frequency of 1 Mbit/s can support 200 pF bus loading when using the normal drive pins and VDD ≥ 2.7 V.

<sup>2.</sup> The maximum SCL clock frequency of 1 Mbit/s can support maximum bus loading when using the high drive pins across the full voltage range.

<sup>3.</sup>  $C_h = total$  capacitance of the one bus line in pF.




Figure 17. Timing definition for devices on the I<sup>2</sup>C bus

#### 3.8.3 **UART**

See General switching specifications.

#### 4 Dimensions

### 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to **nxp.com** and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
16-pin QFN	98ASA00525D
24-pin QFN	98ASA00602D

### 5 Pinout

## 5.1 MCX C041 signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

#### **NOTE**

PTB3 and PTB4 are true open drain pins. The external pullup resistor must be added to make them output correct values in using I2C, GPIO, and LPUARTO.

24 QFN	16 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5
1	ı	PTB6/ IRQ_2/ LPTMR0_ALT3	DISABLED		PTB6/ IRQ_2/ LPTMR0_ALT3	TPM1_CH1	TPM_CLKIN1		
2	ı	PTB7/ IRQ_3	DISABLED		PTB7/ IRQ_3	TPM1_CH0			
3	1	VDD	VDD	VDD					
4	2	VSS	VSS	VSS					
5	3	PTA3	EXTAL0	EXTAL0	PTA3	I2C0_SCL	I2C0_SDA	LPUARTO_TX	
6	4	PTA4	XTAL0	XTAL0	PTA4	I2C0_SDA	I2C0_SCL	LPUARTO_RX	CLKOUT
7	5	PTA5/ RTC_CLK_IN	DISABLED		PTA5/ RTC_CLK_IN	TPM0_CH1	SPI0_SS_b		
8	6	PTA6	DISABLED		PTA6	TPM0_CH0	SPI0_MISO		
9	_	PTB10	DISABLED		PTB10	TPM0_CH1	SPI0_SS_b		
10	-	PTB11	DISABLED		PTB11	TPM0_CH0	SPI0_MISO		
11	7	PTA7/ IRQ_4	DISABLED		PTA7/ IRQ_4	SPI0_MISO	SPI0_MOSI		
12	8	PTB0/ IRQ_5/ LLWU_P4	ADC0_SE9	ADC0_SE9	PTB0/ IRQ_5/ LLWU_P4	EXTRG_IN	SPI0_SCK	I2C0_SCL	
13	9	PTB1/ IRQ_6	ADC0_SE8/ CMP0_IN3	ADC0_SE8/ CMP0_IN3	PTB1/ IRQ_6	LPUART0_TX	LPUARTO_RX	I2C0_SDA	
14	10	PTB2/ IRQ_7	VREF_OUT/ CMP0_IN5	VREF_OUT/ CMP0_IN5	PTB2/ IRQ_7	LPUART0_RX	LPUARTO_TX		
15	-	PTA8	ADC0_SE3	ADC0_SE3	PTA8	I2C0_SCL	SPI0_MOSI		
16	_	PTA9	ADC0_SE2	ADC0_SE2	PTA9	I2C0_SDA	SPI0_SCK		
17	11	PTB3/ IRQ_10	DISABLED		PTB3/ IRQ_10	I2C0_SCL	LPUARTO_TX		
18	12	PTB4/ IRQ_11	DISABLED		PTB4/ IRQ_11	I2C0_SDA	LPUARTO_RX		
19	13	PTB5/ IRQ_12	NMI_b	ADC0_SE1/ CMP0_IN1	PTB5/ IRQ_12	TPM1_CH1	NMI_b		
20	-	PTA12/ IRQ_13/ LPTMR0_ALT2	ADC0_SE0/ CMP0_IN0	ADC0_SE0/ CMP0_IN0	PTA12/ IRQ_13/ LPTMR0_ALT2	TPM1_CH0	TPM_CLKIN0		CLKOUT
21	_	PTB13/ CLKOUT32K	DISABLED		PTB13/ CLKOUT32K	TPM1_CH1	RTC_CLKOUT		
22	14	PTA0/ IRQ_0/ LLWU_P7	SWD_CLK	ADC0_SE15/ CMP0_IN2	PTA0/ IRQ_0/ LLWU_P7	TPM1_CH0	SWD_CLK		

24 QFN	16 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5
23	15	PTA1/ IRQ_1/ LPTMR0_ALT1	RESET_b		PTA1/ IRQ_1/ LPTMR0_ALT1	TPM_CLKIN0	RESET_b		
24	16	PTA2	SWD_DIO		PTA2	CMP0_OUT	SWD_DIO		

### 5.2 MCX C041 pinouts

The following figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see MCX C041 signal multiplexing and pin assignments.




Figure 18. MCX C041 24-pin QFN pinout diagram




Figure 19. MCX C041 16-pin QFN pinout diagram

### 6 Ordering parts

### 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to **nxp.com** and perform a part number search.

#### 7 Part identification

#### 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 7.2 Format

Part numbers for this device have the following format:

#### B PS F C FS T PG SR PT

#### 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Table 40. Part number fields description

Field	Description	Values
В	Brand	• MCX
PS	Product series name	• C
F	Family	<ul> <li>0 = Entry</li> <li>1 = Baseline</li> <li>2 = Baseline Enhance</li> <li>3 = Reserved</li> <li>4 = HMI</li> </ul>
С	Core Features	• 4 = 48 MHz
FS	Flash Size	<ul> <li>1 = 32 KB</li> <li>2 = 64 KB</li> <li>3 = 128 KB</li> <li>4 = 256 KB</li> </ul>
Т	Junction Temperature range (°C)	• V = -40 to 125
PG	Package	<ul> <li>FG = 16 QFN (3 mm x 3 mm)</li> <li>FK = 24 QFN (4 mm x 4 mm)</li> <li>FM = 32QFN: 5x5x0.9 mm</li> <li>FT = 48QFN: 7x7x0.9 mm</li> <li>LH = 64LQFP: 10x10x1.6mm</li> <li>MP = 64MAPBGA: 5x5x1.23mm</li> </ul>
SR	Silicon Revision	<ul><li>A = Initial Mask set</li><li>B = 1st Major spin</li></ul>
PT	Package Type	<ul><li>R = Tape and Reel</li><li>T = Tray</li></ul>

## 7.4 Example

This is an example part number:

MCXC041VFK

## 8 Terminology and guidelines

### 8.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

#### 8.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V

### 8.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

#### 8.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
1	Digital I/O weak pullup/ pulldown current	10	130	μΑ

#### 8.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

#### 8.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

## 8.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

#### 8.4.1 Example


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	-0.3	1.2	V

## 8.5 Result of exceeding a rating



## 8.6 Relationship between ratings and operating requirements



## 8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

• Never exceed any of the chip's ratings.

- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

### 8.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

#### 8.8.1 Example 1


This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

### 8.8.2 **Example 2**

This is an example of a chart that shows typical values for various voltage and temperature conditions:

#### **Revision history**



## 8.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Table 41. Typical value conditions

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
V <sub>DD</sub>	3.3 V supply voltage	3.3	V

## 9 Revision history

The following table provides a revision history for this document.

Table 42. Revision history

Rev. No.	Date	Substantial Changes
3.0	05/2025	<ul> <li>Added a row and footnote to the Voltage and current operating behaviors</li> <li>Replace -40 for die junction temperature with " - "and add -40 in row for Ambient temperature in Thermal operating requirements</li> </ul>
2.0	07/2024	Initial release.

ARM® Cortex®-M0+ 48MHz 32-bit MCU, 32KB Flash, 2KB SRAM

#### Legal information

#### Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="https://www.nxp.com">https://www.nxp.com</a>.

#### **Definitions**

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

MCXC041P24M48SF0

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

### MCXC041P24M48SF0

#### ARM® Cortex®-M0+ 48MHz 32-bit MCU, 32KB Flash, 2KB SRAM

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <a href="PSIRT@nxp.com">PSIRT@nxp.com</a>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

 $\ensuremath{\mathsf{NXP}}\xspace \ensuremath{\mathsf{B.V.}}\xspace - \ensuremath{\mathsf{NXP}}\xspace \ensuremath{\mathsf{B.V.}}\xspace$  is not an operating company and it does not distribute or sell products.

#### **Trademarks**

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.