%PDF-1.5
%
1 0 obj
<<
/Metadata 2 0 R
/Names 3 0 R
/OpenAction 4 0 R
/Outlines 5 0 R
/PageLabels 6 0 R
/PageLayout /OneColumn
/PageMode /UseOutlines
/Pages 7 0 R
/Type /Catalog
>>
endobj
8 0 obj
<<
/Author (Freescale Semiconductor, Inc.)
/Copyright (2008)
/CreationDate (D:20120523100944Z)
/Creator (FrameMaker 7.2)
/Keywords (AN4197, PowerQUICC, design checklist, MPC8309)
/ModDate (D:20140714160347+05'30')
/Producer (Acrobat Distiller 9.2.0 \(Windows\))
/Subject <54686973206170706C69636174696F6E206E6F746520646573637269626573207468652067656E6572616C6C79207265636F6D6D656E64656420636F6E6E656374696F6E7320666F72206E65772064657369676E73206261736564206F6E20467265657363616C659073204D5043383330392070726F636573736F722E>
/Title (AN4197, Design Checklist for PowerQUICC II Pro MPC8309 Processor - Application Notes)
>>
endobj
2 0 obj
<<
/Length 4564
/Subtype /XML
/Type /Metadata
>>
stream
Acrobat Distiller 9.2.0 (Windows)
2008
AN4197, PowerQUICC, design checklist, MPC8309
FrameMaker 7.2
2014-07-14T16:03:47+05:30
2012-05-23T10:09:44Z
2014-07-14T16:03:47+05:30
application/pdf
AN4197, Design Checklist for PowerQUICC II Pro MPC8309 Processor - Application Notes
Freescale Semiconductor, Inc.
This application note describes the generally recommended connections for new designs based on Freescale’s MPC8309 processor.
AN4197
PowerQUICC
design checklist
MPC8309
2008
uuid:d9dcd6ab-9eea-4d3c-9cbf-b6c1ae5633d7
uuid:079985da-9ad8-4af0-803c-a8d7cc07a039
endstream
endobj
3 0 obj
<<
/Dests 9 0 R
>>
endobj
4 0 obj
<<
/D [10 0 R /Fit]
/S /GoTo
>>
endobj
5 0 obj
<<
/Count -9
/First 11 0 R
/Last 12 0 R
>>
endobj
6 0 obj
<<
/Nums [0 13 0 R]
>>
endobj
7 0 obj
<<
/Count 37
/Kids [14 0 R 15 0 R 16 0 R 17 0 R]
/Type /Pages
>>
endobj
9 0 obj
<<
/Kids [18 0 R 19 0 R 20 0 R 21 0 R 22 0 R 23 0 R 24 0 R]
>>
endobj
10 0 obj
<<
/Annots [25 0 R 26 0 R 27 0 R 28 0 R 29 0 R 30 0 R 31 0 R 32 0 R]
/Contents [33 0 R 34 0 R 35 0 R 36 0 R 37 0 R 38 0 R 39 0 R 40 0 R 41 0 R]
/CropBox [0 0 612 792]
/MediaBox [0 0 612 792]
/Parent 14 0 R
/Resources 42 0 R
/Rotate 0
/Type /Page
>>
endobj
11 0 obj
<<
/Dest (G450179)
/Next 43 0 R
/Parent 5 0 R
/Title (Design Checklist for PowerQUICC II Pro MPC8309 Processor)
>>
endobj
12 0 obj
<<
/Count -1
/Dest (G444437)
/First 44 0 R
/Last 44 0 R
/Parent 5 0 R
/Prev 45 0 R
/Title (8 Revision History)
>>
endobj
13 0 obj
<<
/S /D
>>
endobj
14 0 obj
<<
/Count 10
/Kids [10 0 R 46 0 R 47 0 R 48 0 R 49 0 R 50 0 R 51 0 R 52 0 R 53 0 R 54 0 R]
/Parent 7 0 R
/Type /Pages
>>
endobj
15 0 obj
<<
/Count 10
/Kids [55 0 R 56 0 R 57 0 R 58 0 R 59 0 R 60 0 R 61 0 R 62 0 R 63 0 R 64 0 R]
/Parent 7 0 R
/Type /Pages
>>
endobj
16 0 obj
<<
/Count 10
/Kids [65 0 R 66 0 R 67 0 R 68 0 R 69 0 R 70 0 R 71 0 R 72 0 R 73 0 R 74 0 R]
/Parent 7 0 R
/Type /Pages
>>
endobj
17 0 obj
<<
/Count 7
/Kids [75 0 R 76 0 R 77 0 R 78 0 R 79 0 R 80 0 R 81 0 R]
/Parent 7 0 R
/Type /Pages
>>
endobj
18 0 obj
<<
/Limits [(F) (G428353)]
/Names [(F) 82 0 R (G349449) 83 0 R (G365703) 84 0 R (G365712) 85 0 R (G365713) 86 0 R
(G365715) 87 0 R (G365726) 88 0 R (G365736) 89 0 R (G365904) 90 0 R (G365906) 91 0 R
(G365911) 92 0 R (G366400) 93 0 R (G366403) 94 0 R (G366413) 95 0 R (G366418) 96 0 R
(G366419) 97 0 R (G366427) 98 0 R (G366974) 99 0 R (G366980) 100 0 R (G366984) 101 0 R
(G366989) 102 0 R (G367067) 103 0 R (G367070) 104 0 R (G367072) 105 0 R (G368584) 106 0 R
(G368586) 107 0 R (G368587) 108 0 R (G370896) 109 0 R (G370898) 110 0 R (G370900) 111 0 R
(G372135) 112 0 R (G372297) 113 0 R (G372299) 114 0 R (G372447) 115 0 R (G373394) 116 0 R
(G374269) 117 0 R (G382811) 118 0 R (G383870) 119 0 R (G400702) 120 0 R (G400946) 121 0 R
(G402544) 122 0 R (G402561) 123 0 R (G402602) 124 0 R (G404426) 125 0 R (G404441) 126 0 R
(G404541) 127 0 R (G404581) 128 0 R (G405034) 129 0 R (G405095) 130 0 R (G406505) 131 0 R
(G407274) 132 0 R (G408316) 133 0 R (G408348) 134 0 R (G408410) 135 0 R (G408638) 136 0 R
(G409329) 137 0 R (G410258) 138 0 R (G413939) 139 0 R (G420965) 140 0 R (G426672) 141 0 R
(G426943) 142 0 R (G427884) 143 0 R (G427932) 144 0 R (G428353) 145 0 R]
>>
endobj
19 0 obj
<<
/Limits [(G428642) (G442506)]
/Names [(G428642) 146 0 R (G428912) 147 0 R (G430456) 148 0 R (G430582) 149 0 R (G430590) 150 0 R
(G431121) 151 0 R (G431265) 152 0 R (G431275) 153 0 R (G431285) 154 0 R (G431295) 155 0 R
(G431305) 156 0 R (G431315) 157 0 R (G431325) 158 0 R (G431335) 159 0 R (G431355) 160 0 R
(G431365) 161 0 R (G431375) 162 0 R (G431570) 163 0 R (G431584) 164 0 R (G431592) 165 0 R
(G431594) 166 0 R (G431614) 167 0 R (G431624) 168 0 R (G431635) 169 0 R (G431646) 170 0 R
(G431657) 171 0 R (G431671) 172 0 R (G431683) 173 0 R (G431722) 174 0 R (G431819) 175 0 R
(G431841) 176 0 R (G431983) 177 0 R (G432943) 178 0 R (G434480) 179 0 R (G434484) 180 0 R
(G435506) 181 0 R (G438010) 182 0 R (G438090) 183 0 R (G438225) 184 0 R (G438721) 185 0 R
(G438728) 186 0 R (G438756) 187 0 R (G438763) 188 0 R (G438806) 189 0 R (G438820) 190 0 R
(G438848) 191 0 R (G438884) 192 0 R (G438895) 193 0 R (G440815) 194 0 R (G440951) 195 0 R
(G440978) 196 0 R (G440989) 197 0 R (G441003) 198 0 R (G441238) 199 0 R (G441901) 200 0 R
(G441903) 201 0 R (G442069) 202 0 R (G442311) 203 0 R (G442348) 204 0 R (G442350) 205 0 R
(G442437) 206 0 R (G442460) 207 0 R (G442465) 208 0 R (G442506) 209 0 R]
>>
endobj
20 0 obj
<<
/Limits [(G443977) (G445777)]
/Names [(G443977) 210 0 R (G444025) 211 0 R (G444045) 212 0 R (G444055) 213 0 R (G444085) 214 0 R
(G444096) 215 0 R (G444106) 216 0 R (G444137) 217 0 R (G444228) 218 0 R (G444435) 219 0 R
(G444437) 220 0 R (G444441) 221 0 R (G444446) 222 0 R (G444482) 223 0 R (G444538) 224 0 R
(G445244) 225 0 R (G445282) 226 0 R (G445302) 227 0 R (G445313) 228 0 R (G445323) 229 0 R
(G445334) 230 0 R (G445344) 231 0 R (G445354) 232 0 R (G445364) 233 0 R (G445374) 234 0 R
(G445384) 235 0 R (G445394) 236 0 R (G445415) 237 0 R (G445425) 238 0 R (G445435) 239 0 R
(G445445) 240 0 R (G445455) 241 0 R (G445465) 242 0 R (G445475) 243 0 R (G445485) 244 0 R
(G445496) 245 0 R (G445506) 246 0 R (G445516) 247 0 R (G445526) 248 0 R (G445536) 249 0 R
(G445546) 250 0 R (G445556) 251 0 R (G445566) 252 0 R (G445576) 253 0 R (G445586) 254 0 R
(G445596) 255 0 R (G445606) 256 0 R (G445616) 257 0 R (G445626) 258 0 R (G445636) 259 0 R
(G445646) 260 0 R (G445657) 261 0 R (G445667) 262 0 R (G445677) 263 0 R (G445687) 264 0 R
(G445697) 265 0 R (G445707) 266 0 R (G445717) 267 0 R (G445727) 268 0 R (G445737) 269 0 R
(G445747) 270 0 R (G445757) 271 0 R (G445767) 272 0 R (G445777) 273 0 R]
>>
endobj
21 0 obj
<<
/Limits [(G445779) (G450999)]
/Names [(G445779) 274 0 R (G445803) 275 0 R (G445814) 276 0 R (G445867) 277 0 R (G445902) 278 0 R
(G445906) 279 0 R (G446088) 280 0 R (G447803) 281 0 R (G447810) 282 0 R (G447846) 283 0 R
(G447848) 284 0 R (G447854) 285 0 R (G447857) 286 0 R (G447866) 287 0 R (G447869) 288 0 R
(G447874) 289 0 R (G447879) 290 0 R (G447882) 291 0 R (G447892) 292 0 R (G447895) 293 0 R
(G447900) 294 0 R (G447905) 295 0 R (G447908) 296 0 R (G447911) 297 0 R (G447918) 298 0 R
(G447921) 299 0 R (G447924) 300 0 R (G447926) 301 0 R (G447931) 302 0 R (G447935) 303 0 R
(G447938) 304 0 R (G448146) 305 0 R (G448160) 306 0 R (G448174) 307 0 R (G448241) 308 0 R
(G448264) 309 0 R (G448415) 310 0 R (G448446) 311 0 R (G448489) 312 0 R (G448556) 313 0 R
(G448575) 314 0 R (G448594) 315 0 R (G449395) 316 0 R (G449403) 317 0 R (G449476) 318 0 R
(G449486) 319 0 R (G449496) 320 0 R (G449506) 321 0 R (G449529) 322 0 R (G449546) 323 0 R
(G449715) 324 0 R (G449737) 325 0 R (G449749) 326 0 R (G449753) 327 0 R (G449755) 328 0 R
(G449771) 329 0 R (G449833) 330 0 R (G449871) 331 0 R (G449881) 332 0 R (G449891) 333 0 R
(G449914) 334 0 R (G450179) 335 0 R (G450555) 336 0 R (G450999) 337 0 R]
>>
endobj
22 0 obj
<<
/Limits [(G451163) (I1.449714)]
/Names [(G451163) 338 0 R (G451201) 339 0 R (G451211) 340 0 R (G451217) 341 0 R (G451221) 342 0 R
(G451227) 343 0 R (G451231) 344 0 R (G451234) 345 0 R (G453186) 346 0 R (G453216) 347 0 R
(G453255) 348 0 R (G453728) 349 0 R (G453756) 350 0 R (G453764) 351 0 R (I1.365905) 352 0 R
(I1.366000) 353 0 R (I1.367692) 354 0 R (I1.368585) 355 0 R (I1.370897) 356 0 R (I1.372298) 357 0 R
(I1.374278) 358 0 R (I1.377585) 359 0 R (I1.404437) 360 0 R (I1.405033) 361 0 R (I1.405094) 362 0 R
(I1.406501) 363 0 R (I1.407270) 364 0 R (I1.408347) 365 0 R (I1.408409) 366 0 R (I1.408637) 367 0 R
(I1.410254) 368 0 R (I1.426671) 369 0 R (I1.426942) 370 0 R (I1.427245) 371 0 R (I1.427928) 372 0 R
(I1.428101) 373 0 R (I1.428660) 374 0 R (I1.428911) 375 0 R (I1.429506) 376 0 R (I1.429598) 377 0 R
(I1.430039) 378 0 R (I1.430452) 379 0 R (I1.431120) 380 0 R (I1.434479) 381 0 R (I1.438224) 382 0 R
(I1.438495) 383 0 R (I1.438500) 384 0 R (I1.439754) 385 0 R (I1.440568) 386 0 R (I1.440811) 387 0 R
(I1.440976) 388 0 R (I1.440977) 389 0 R (I1.440999) 390 0 R (I1.441902) 391 0 R (I1.442068) 392 0 R
(I1.442307) 393 0 R (I1.442459) 394 0 R (I1.442464) 395 0 R (I1.442505) 396 0 R (I1.443973) 397 0 R
(I1.444436) 398 0 R (I1.444478) 399 0 R (I1.445240) 400 0 R (I1.449714) 401 0 R]
>>
endobj
23 0 obj
<<
/Limits [(I1.449829) (M9.63540.Heading3.31.System.Clock.in.PCI.Host.Mode)]
/Names [(I1.449829) 402 0 R (I1.451008) 403 0 R (I1.451156) 404 0 R (I1.451159) 405 0 R (I1.451233) 406 0 R
(I1.452753) 407 0 R (I1.452775) 408 0 R (I1.452791) 409 0 R (I1.452807) 410 0 R (I1.452845) 411 0 R
(I1.452863) 412 0 R (I1.452876) 413 0 R (I1.452892) 414 0 R (I1.452908) 415 0 R (I1.452924) 416 0 R
(I1.452937) 417 0 R (I1.452950) 418 0 R (I1.452963) 419 0 R (I1.452982) 420 0 R (I1.452998) 421 0 R
(I1.453011) 422 0 R (I1.453043) 423 0 R (I1.453057) 424 0 R (I1.453724) 425 0 R (I1.453813) 426 0 R
(L) 427 0 R (M9.11744.TBTitle.Table1.PowerQUICC.II.Pro.MPC831x.Product.Revisions) 428 0 R (M9.13644.TBTitle.Table11.PCI.Bus.Interface.Pin.Listing) 429 0 R (M9.16244.TBTitle.Table12.DDR.SDRAM.Pin.Listing) 430 0 R (M9.16347.Heading3.21.Power.Supply) 431 0 R
(M9.17408.Heading3.68.DUART) 432 0 R (M9.18559.Heading2.5.JTAG.and.Debug) 433 0 R (M9.19908.TBTitle.Table3.Clock.Signal.Pin.Listing) 434 0 R (M9.20251.FigTitle.Figure1.Power.Sequencing.Example) 435 0 R (M9.20906.TBTitle.Table7.JTAG.and.TEST.Pin.Listing) 436 0 R
(M9.20924.FigTitle.Figure1.PLL.Power.Supply.Filter.Circuit) 437 0 R (M9.22796.Heading3.610.SPI) 438 0 R (M9.23010.Heading3.66.Programmable.Interrupt.Controller) 439 0 R (M9.26210.Heading3.22.Power.Consumption) 440 0 R (M9.28432.Heading3.51.Reset.Configuration.Signals) 441 0 R
(M9.29320.Heading2.4.Clocking) 442 0 R (M9.30215.Heading3.69.I2C.Interface) 443 0 R (M9.31199.TBTitle.Table14.FEC.Pin.Listing) 444 0 R (M9.31307.TBTitle.Table5.Reset.Configuration.Pin.Listing) 445 0 R (M9.32491.Heading2.5.PowerOn.Reset.and.Reset.Configurations) 446 0 R
(M9.32554.TBTitle.Table10.Document.Revision.History) 447 0 R (M9.33003.FigTitle.Figure11.USB.Interface.Block.Diagram) 448 0 R (M9.34679.Heading2.3.Pin.Listing.and.Connections) 449 0 R (M9.36519.Heading3.32.System.Clock.in.PCI.Agent.Mode) 450 0 R (M9.42012.Heading2.7.Functional.Blocks) 451 0 R
(M9.42161.FigTitle.Figure6.Local.bus.address) 452 0 R (M9.43010.Heading2.8.Revision.History) 453 0 R (M9.44019.TBTitle.Table9.Local.Bus.Byte.Lane.Control) 454 0 R (M9.47321.TBTitle.Table4.Power.Signal.Pin.Listing) 455 0 R (M9.48114.FigTitle.Figure2.Clock.Subsystem.Block.Diagram) 456 0 R
(M9.49236.FigTitle.Figure4.HRESET.and.SRESET.connection) 457 0 R (M9.52311.Heading3.23.Power.Sequencing) 458 0 R (M9.52951.TBTitle.Table7.Reset.Configuration.Word.Source) 459 0 R (M9.54367.Heading3.62.DDR.SDRAM) 460 0 R (M9.55616.Heading2.2.Power) 461 0 R
(M9.60197.TBTitle.Table21.Dual.UART.Pin.Listing) 462 0 R (M9.62459.Heading3.24.Power.sequencing.during.Power.Management) 463 0 R (M9.62483.Heading2.1.MPC8315MPC8315E.Background) 464 0 R (M9.63540.Heading3.31.System.Clock.in.PCI.Host.Mode) 465 0 R]
>>
endobj
24 0 obj
<<
/Limits [(M9.66446.FigTitle.Figure33.JTAG.Interface.Connection) (P.9)]
/Names [(M9.66446.FigTitle.Figure33.JTAG.Interface.Connection) 466 0 R (M9.67482.TBTitle.Table14.Local.Bus.Pin.Listing) 467 0 R (M9.72961.TBTitle.Table18.Programmable.Interrupt.Controller.Pin.Listing) 468 0 R (M9.74658.FigTitle.Figure10.NAND.Flash.Connection.Diagram) 469 0 R (M9.78113.TBTitle.Table17) 470 0 R
(M9.78641.TBTitle.Table23.SPI.Pin.Listing) 471 0 R (M9.79706.Heading3.63.Local.Bus.Controller) 472 0 R (M9.81484.Heading3.65.USB) 473 0 R (M9.83190.FigTitle.Figure4.COP.Connector.Physical.Pinout) 474 0 R (M9.84933.TBTitle.Table22.I2C.Pin.Listing) 475 0 R
(M9.85431.FigTitle.Figure7.LALE.timing) 476 0 R (M9.87781.TBTitle.Table17.Universal.Serial.Bus.Pin.Listing) 477 0 R (M9.88041.TBTitle.Table18.Programmable.Interrupt.Controller.Pin.Listing) 478 0 R (M9.89375.Heading3.64.General.Purpose.IO.Timers) 479 0 R (M9.90090.Heading3.43.System.Clock.if.PCI.is.Disabled) 480 0 R
(M9.92033.Heading3.61.Core) 481 0 R (M9.95368.TBTitle.Table15.HDLCTDM.port.signals) 482 0 R (M9.96784.FigTitle.Figure7.Recommended.Circuit.for.Disabling.ECC.Checking.during.BootUp) 483 0 R (P.1) 484 0 R (P.10) 485 0 R
(P.11) 486 0 R (P.12) 487 0 R (P.13) 488 0 R (P.14) 489 0 R (P.15) 490 0 R
(P.16) 491 0 R (P.17) 492 0 R (P.18) 493 0 R (P.19) 494 0 R (P.2) 495 0 R
(P.20) 496 0 R (P.21) 497 0 R (P.22) 498 0 R (P.23) 499 0 R (P.24) 500 0 R
(P.25) 501 0 R (P.26) 502 0 R (P.27) 503 0 R (P.28) 504 0 R (P.29) 505 0 R
(P.3) 506 0 R (P.30) 507 0 R (P.31) 508 0 R (P.32) 509 0 R (P.33) 510 0 R
(P.34) 511 0 R (P.35) 512 0 R (P.36) 513 0 R (P.37) 514 0 R (P.4) 515 0 R
(P.5) 516 0 R (P.6) 517 0 R (P.7) 518 0 R (P.8) 519 0 R (P.9) 520 0 R]
>>
endobj
25 0 obj
<<
/Border [0 0 0]
/Dest (G420965)
/Rect [360 449.4 558 458.4]
/Subtype /Link
/Type /Annot
>>
endobj
26 0 obj
<<
/Border [0 0 0]
/Dest (G365906)
/Rect [360 438.42 558 447.42]
/Subtype /Link
/Type /Annot
>>
endobj
27 0 obj
<<
/Border [0 0 0]
/Dest (G402602)
/Rect [360 427.44 558 436.44]
/Subtype /Link
/Type /Annot
>>
endobj
28 0 obj
<<
/Border [0 0 0]
/Dest (G432943)
/Rect [360 416.4 558 425.4]
/Subtype /Link
/Type /Annot
>>
endobj
29 0 obj
<<
/Border [0 0 0]
/Dest (G442069)
/Rect [360 405.42 558 414.42]
/Subtype /Link
/Type /Annot
>>
endobj
30 0 obj
<<
/Border [0 0 0]
/Dest (G405034)
/Rect [360 394.44 558 403.44]
/Subtype /Link
/Type /Annot
>>
endobj
31 0 obj
<<
/Border [0 0 0]
/Dest (G404426)
/Rect [360 383.4 558 392.4]
/Subtype /Link
/Type /Annot
>>
endobj
32 0 obj
<<
/Border [0 0 0]
/Dest (G444437)
/Rect [360 372.42 558 381.42]
/Subtype /Link
/Type /Annot
>>
endobj
33 0 obj
<<
/Filter /FlateDecode
/Length 815
>>
stream
HtTˎ@+ mG^6a2h3|I;3
EJ*]rNI[ǁJ4OC䲙:k.:Ls7Y,Ŝ-Wf;L?SnQp2nݺ5ȋ|~6nf(ZAਠ z]:ԋl6CZ JNU7gb)Aa=> n*J?={V32I/){ynHfZtBMaeCkXUlh;?Fзgj <8~3MWL%ݰ&Uu%mmg>h9F`b$}ޡgRDL\ɫ3.IG8$_n3y=:G\!r`C@18N<䦀!51< 9A G.%jOLh'Rb|db:I1^>%'Ihn?9Bj$+QGZLF c
zC1Rpcq|l`!Ŕ}ƥ5y(KY-4-IŚ^CN$L%k^oH^
tCce.k$h8)- tnSe~g˺SVdoMF$?dnGPϏUӄ̭sVTV
z&(&UjSD"#rKr,r5N 6k㉭5 )T9
endstream
endobj
34 0 obj
<<
/Filter /FlateDecode
/Length 675
>>
stream
HtUKn0 ")=.E鐒헤E ?DqI*VZB2.8~ɯC7jTEq/Mp2
T꣗Z~5p"l#Qi2d3/uO q^
&ͼm>~??Kr4G+:#?2Gxe$u `} ``l]Um!MЙFilM~!|'PqNݽ`\*l#ïAE%' ':bQ&lDB=G81_q2oI4nxf"FY.7/F
ZNiVm_Wj:rZb@x|*=~i7*t !.LMeX"畒@ X)9'9lQL:ճm(/1#T<'5+RhZ&x-Y"v6▎8c̾JP=jkE}L~V|b^lnhd;"
.eNdζ:RVU,C;GjȲ5xy a׳(ff<
ֳBpsxL5wB1uȇrDͦ}rYȬ_^|r-F
`;A\{! w9*
endstream
endobj
35 0 obj
<<
/Filter /FlateDecode
/Length 680
>>
stream
H|TI0 g
s9/d$sf*xI,dN1tXuC^Â1e܉(DF7*JîΥ;] ־!ųdѾ1KzXg5=-Wedz`zAHϱ;V.=ӎWrM G<
endstream
endobj
36 0 obj
<<
/Filter /FlateDecode
/Length 549
>>
stream
HU]n0~)tp"ERsO3r`e;nXbR2bjmabaDLޢ\hpG[riTu%PvC'ff;%EDg]~.<@Hbvd9L[8!5X"ǓV9^f;ItY?T \w
(&(\/\
ox.dYi$3 0hb-fǑ"x`վCt2=dOu0SC)H{3mH
(b$#jG<1J7r1؇*p!<'>Kl`Hq-*?- ܢ3is6x%o$G*;7O\ܞ^c꣸YOڜ.4M=r&93|V0yR
.
5wXa0nSA䊉CaaLȔ괆, E
endstream
endobj
37 0 obj
<<
/Filter /FlateDecode
/Length 678
>>
stream
HtTIr0P3
!>/Ӏd[I悥!&ip4poonDԜTgk uuh &25ehFjߌ`4mQGqD6Hk1 2)B%7ddhΠIVF,YBdስṐ4RJs^OxHԄo\'F"aYۆ2"ei@"]t%&rͅ`Q5T
fʢ];?od}paWcXcm'JdF@mhJRm#?28pʇ@Oݗ`O]LNV!pj(n?ȎdOeܳ6+'l=&C
+A|;dyZ`ӦxgHȼ<`=_5tW"xd7bPTz (z1x,*[fY`r Ƭ0:0\ uHg.pQ!4'k֓ȁy&`fEãp;Oeu)Kq#?Thxr@\w|\N
k;}ǿ^E ;~_++|߿/7_ L:>
endstream
endobj
38 0 obj
<<
/Filter /FlateDecode
/Length 823
>>
stream
HTMo119cu J{CRmlFb̺jYfs*j^66`KP _갳ġAtYiK