

Freescale Semiconductor

Application Note

AN2799 Rev. 0, 10/2004

Migrating from the MPC857T to the MPC885

by Eric Jackson NCSD Applications Freescale Semiconductor, Inc. Austin, TX

This document contains information that is useful when migrating from the MPC857T to the MPC885. Refer to the *MPC885 PowerQUICC™ Family Reference Manual* and *MPC885/MPC880 Hardware Specifications* (for MPC885), and the *MPC862 PowerQUICC™ Family Users Manual* and *MPC862/857T/857DSL Hardware Specifications* (for MPC857T) for more detailed information.

1 Overview

The need for embedded security and an additional Fast Ethernet channel makes the transition from an MPC857T to an MPC885 a logical progression. Both processors contain the same embedded PowerPC[™] architecture-based core and system interface unit (SIU) to ease software migration.

The MPC885 has twice the internal L1 cache as the MPC857T for a total of 8 Kbytes for data and 8 Kbytes for instructions. The MPC885 has a faster core and faster bus speed than the MPC857T. The MPC885 incorporates four 16-bit timers that can be cascaded into two 32-bit timers.

The MPC885 incorporates two Fast Ethernet channels instead of one and has a similar communications processor module (CPM). However, the variety of serial channels has changed. While both the MPC857T and the MPC885 feature UTOPIA, the MPC885

Contents

l.	Overview 1
2.	Feature Comparison 2
3.	The MPC885 3
1.	The MPC857T 4
5.	Similarities and Differences between MPC857T and
	MPC885 4
5.	New Features for the MPC885 $\ldots \ldots \ldots 7$
7.	Summary 8
3.	Revision History



© Freescale Semiconductor, Inc., 2004. All rights reserved.



Feature Comparison

can support full duplex UTOPIA and Fast Ethernet simultaneously. The MPC885 also has a USB controller and an on-chip security processor that can perform encryption on the serial channels and TDM interface.

2 Feature Comparison

The MPC857T and MPC885 communications microprocessors incorporate many types of communications engines to accommodate different system requirements. The following sections discuss hardware and protocol features of both microprocessors.

2.1 Hardware Features

Table 1 compares the MPC857T and the MPC885 hardware features.

Feature	MPC857T	MPC885
Core frequency (max)	100 MHz	133 MHz
Bus frequency (max)	66 MHz	80 MHz
I and D cache	4K	8K
FEC	1	2
Security	No	Yes
USB 1.1	No	Yes
Time slot assigner (TSA)	Yes	Yes
SPI	1	1
SMC	2	2
SCC	1	3
PCMCIA	Yes	Yes

Table 1. Hardware Features Comparison

2.2 Protocol Features

Table 2 compares the MPC857T and the MPC885 protocol features.

Table 2. Protocol Feature Comparison

Protocol	MPC857T	MPC885
10/100 Fast Ethernet	1	2
10BT Ethernet	Yes	Yes
HDLC/SDLC	Yes	Yes
UART	Yes	Yes
Transparent	Yes	Yes





3 The MPC885

The MPC885 PowerQUICCTM device is a 0.18-µm version of the MPC860 PowerQUICC family of communications microprocessors. Unlike the MPC857T, the MPC885 has a core voltage of 1.8 V and an I/O voltage of 3.3 V, with 5-V input compatibility (on some I/O pins). The MPC885 supports a maximum core speed of 133 MHz and a maximum external bus speed of 80 MHz (in 1:1 mode).

The MPC885 incorporates the same embedded MPC8XX processor core and similar CPM and SIU. The MPC885 also supports an on-chip security engine and two 10/100 Fast Ethernet controller modules. The CPM supports USB 1.1, three SCCs (SCC2, SCC3, and SCC4), two SMCs (SMC1 and SMC2), SPI, and I²C. The SCCs can support IEEE 802.3 Ethernet, ATM, HDLC/SDLC, UART, and transparent protocols.



Figure 1 shows the MPC885 block diagram.

Figure 1. MPC885 Block Diagram

Migrating from the MPC857T to the MPC885, Rev. 0



4 The MPC857T

The MPC857T PowerQUICC device is a 0.32-µm version of the MPC8XX PowerQUICC family of communications microprocessors. The MPC857T has a core voltage of 3.3 V and an I/O voltage of 3.3 V, with 5-V compatibility. The MPC857T supports a maximum core speed of 100 MHz and a maximum external bus speed of 66 MHz.

The MPC857T incorporates the same embedded processor core and similar CPM and SIU as the MPC8XX family. The MPC857T features one 10/100 Fast Ethernet controller module. The CPM supports one SCC (SCC1), two SMCs (SMC1 and SMC2), SPI and I²C. The SCC can support 802.3 Ethernet, ATM, HDLC/SDLC, UART, and transparent protocols.

Figure 2 shows the MPC857T block diagram.





5 Similarities and Differences between MPC857T and MPC885

The following sections discuss pinout and memory mapping differences for the MPC857T and the MPC885.



5.1 Pinout

Both the MPC857T and the MPC885 use the 357 plastic ball grid array (PBGA) package. Buses and other functions are grouped in a logical order, but reuse of layout is not available. Parallel ports changed from four (Port A, B, C, and D) on the MPC857T to five (Port A, B, C, D, and E) on the MPC885. Each signal in the I/O ports can be configured as a general-purpose I/O signal or as a signal dedicated to supporting communications peripherals, such as Ethernet or USB. See the *MPC885 PowerQUICC Family Reference Manual* for more information.

Figure 3 shows the MPC885 pinout.

/																				
		O TRST	O PA10	О РВ23	O PA8	O PC8	O PA5	O PB17	O PA13	O PC4	O PA11	O PE17	O PE30	O PE15	O PD6	O PD4	O PD7	O PA3		W
	O PB28	⊖ ™s	O PB25	O PC11	O PB22		O PB19	O PC7	O PB16	O PC13	O PE21	O PE24	O PE14	O PD5	O PE28	O PE27	О РВ31	O PE23	O PE22	V
	О РВ27	О рв14	() тск	O PB24	O PC10	O PB21	0 PA6		O PC6	О РВ15	O PE31	O PD15	O PD14	O PD13	O PD12	O PA4	O PA0	O PD9	O PA1	U
	О РВ29	O PC12	O TDO			O PC9	О РВ20	O PB18		O PC5	O PD3	O PE29	O PE16	O PE19		0 N PA2	O PE25	O PD10	O PE26	т
	O PC15	O PC14	О РВ26		O VDDL	0	0	VDDL	0	0	VDDL	0	0	VDDL		O PE20	O PD8	O PD11	O PE18	R
N		О РВ30	O PA14	() PA12		0		\bigcirc		0		0		0	0			O D0	O D8	Ρ
	() A2	() A1	O N/C	O PA15	0	0	\bigcirc	\bigcirc	\bigcirc		\bigcirc	\bigcirc	\bigcirc	0			() D12	O D13	0 D4	Ν
	() A3	() A5	() A4	() A0		0	\bigcirc		0	O D17) D23	0 D27	() D1	М						
	() A7	() A9	() A8	() A6	0			\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		0		O D9	() D10	O D11	() D2	L
	() A10	() A11	() A12	() A13	VDDL	0	\bigcirc	\bigcirc	\bigcirc		\bigcirc	\bigcirc	\bigcirc		0	0 D5) D14	О) D15	к
	() A14	() A16	() A15	() A17	0	\bigcirc	0	O VDDL	O D22	() D19	O D16) D18	J							
	() A27	() A19	() A20	() A24		\bigcirc		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	0	0	O D28	0 D6	O D20	O D21	н
	() A21	() A29	O A23				\bigcirc	\bigcirc	\bigcirc		\bigcirc	0	\bigcirc			С	D26	O D24	O D25	G
	A25	0 A30	A22	BSA3	0	0	0	\bigcirc	\bigcirc		\bigcirc	0	\bigcirc	0	0		D31		D29	F
	() A18	() A28				VDDL	0	\bigcirc	VDDL	0	VDDL	0	\bigcirc	0					O D30	Е
	() A26	() A31				\bigcirc														D
														OP1						С
																				в
	0																			А
	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1)

NOTE: This is the top view of the device.

Figure 3. MPC885 Pinout

Migrating from the MPC857T to the MPC885, Rev. 0



Similarities and Differences between MPC857T and MPC885

Figure 4 shows the MPC857T pinout.

NOTE: This is the top view of the device.

	O PD10	O PD8	O PD3		() D0	O D4	() D1	() D2	() D3	O D5		() D6	() D7	() D29	O DP2				W
O PD14	O PD13	O PD9	O PD6	⊖ M_Tx_I		O D13	〇 D27	〇 D10	() D14	〇 D18) D20	〇 D24	0 D28	O DP1	O DP3	O DP0) N/C		V 1
O PA0	〇 PB14	O PD15	O PD4	O PD5		() D8	〇 D23	〇 D11	〇 D16	〇 D19	〇 D21	〇 D26	〇 D30	O IPA5	O IPA4	O IPA2	⊖ N/C	VSSSYN	U
O PA1	O PC5	O PC4	O PD11	O PD7) H D12	〇 D17	() D9	() D15) D22) D25) D31	O IPA6		O IPA1	O IPA7	⊖ xfc		T
 PC6	O PA2	O PB15	O PD12	0		0	0	\bigcirc	0	0	\bigcirc	0	0						R VR
O PA4	O PB17	O PA3		\bigcirc	$\left(\circ \right)$	O GND	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc) GND	0					Ρ
O PB19	O PA5	⊖ ₽B18	O PB16	\bigcirc	\circ	\bigcirc	0	0					Ν						
0 PA7	0 PC8	O PA6	O PC7	\bigcirc	0	\bigcirc	0	0		BADDR28		0 R29 VDE	M						
O PB22	O PC9	0 PA8	О РВ20	\bigcirc	\circ	\bigcirc	0	0	О ОР0		O OP1		L 1						
O PC10	0 PA9	О РВ23	O PB21	\bigcirc	\circ	\bigcirc	\bigcirc	\bigcirc) GND	\bigcirc	\bigcirc	\bigcirc	0	0		0 30 IPB6			к
O PC11	O PB24	〇 PA10	O PB25	\bigcirc	\circ	\bigcirc	0	0		O IPB1	O IPB2		J						
			О тск	\bigcirc	0	\bigcirc	0	0	О м_со				н						
	O TMS	O TDO	O PA11	\bigcirc	\circ		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		0			O IPB4	O IPB3	G
O PB26	O PC12	O PA12		\bigcirc			0	0	0	0	0	0				<u>⊖</u> ⊤s			F
O PB27	O PC13	O PA13	0 PB29	\bigcirc	0	0	0	0	0	0	0	0	0	0			\bigcirc BG	ОВВ	Е
O PB28	O PC14	O PA14	O PC15	() A8	O N/C	○ N/C	〇 A15	〇 A19	() A25	() A18) N/C	$\frac{\bigcirc}{CS6}$				⊖ TEA	D
O PB30	O PA15	O PB31	() A3	() A9	() A12	() A16	() A20	() A24	() A26		O BSA1		O GPLA1						с
O A0	() A1	() A4	() A6	() A10	() A13	() A17	() A21	() A23	() A22	O TSIZO	O BSA3				$\frac{\bigcirc}{CS5}$				В
	() A2	() A5	() A7	() A11	〇 A14	() A27	() A29) A30	() A28	() A31									А
19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	

Figure 4. MPC857T Pinout

5.2 Memory Map

The memory maps for both the MPC857T and the MPC885 are very similar except for these differences:

- The SCC1 in the MPC857T is replaced with a USB 1.1 controller.
- Reserved space (offset 0xA20–0xA77) in the MPC857T is now for SCC2 and SCC3 in the MPC885.

Migrating from the MPC857T to the MPC885, Rev. 0



- Port E registers in the MPC885 reside in a previously reserved area of the Port B registers in the MPC857T (starting at offset 0xAC8).
- The registers mapped for the FEC registers in the MPC857T are now mapped for FEC1 for the MPC885. The immediate reserved space following the FEC registers in the MPC857T is the location for the FEC2 registers in the MPC885 (starting at offset 0x1E00). For ease of porting, FEC2 registers are located in the same order as FEC1, with offset for FEC2 equal to FEC1 plus 0x1000.
- Dual-port RAM for both processors is from IMMR + 0x2000–0x2FFF, with expanded dual-port RAM from 0x3000–0x3BFF.
- The MPC857T's memory resources are mapped to a contiguous 64 Kbyte block; the MPC885's memory resources are mapped to a contiguous 256 Kbyte block, as shown in Figure 5, that includes the security block in the upper 128 Kbytes.
- Bits 14–15 in the 16-bit field IMMR[ISB] have new meaning in the MPC885. When IMMR[ISB] bits 14–15 are cleared, the internal memory map is the same as in the MPC857T. When IMMR[14–15] = 10, an additional 128 Kbyte memory block becomes available for the security engine, as shown in Figure 5.



¹ Location of contiguous 256-Kbyte block of internal memory resources in this figure is for illustration only. The addresses shown are offsets from the IMMR.

Figure 5. MPC885 Memory Map

6 New Features for the MPC885

The following sections discuss the new features of the MPC885.

6.1 Hardware Changes

The following are the hardware changes from the MPC857T to the MPC885.

- There is no data parity generation/checking.
- The MPC885 only supports normal high and normal low power modes.



6.2 Digital Phase Lock Loop

The MPC885 features a digital phase lock loop (DPLL). The main purpose of the DPLL is to generate a stable reference frequency by multiplying the frequency and eliminating the clock skew. The DPLL allows the processor to operate at a high internal clock frequency using a low frequency clock input, providing two advantages. First, lower frequency clock input reduces the overall electromagnetic interference generated by the system. Second, the programmability of the oscillator enables the system to operate at a variety of frequencies with only a single external clock source. To ease the transition from the MPC857T phase lock loop (PLL) to the DPLL, a tool that calculates DPLL settings is available on the MPC885 product summary page at www.freescale.com. The major migration concerns regarding the DPLL are as follows:

- Input clock requirements are different
- Configuration of MODCK[1:2] has changed
- DPLL does not start to lock until the negation of POREST has occurred

For a detailed description of these items, please refer to the MPC885 PowerQUICC Family Reference Manual.

6.3 Security Engine

The block diagram of the security engine's internal architecture is shown in Figure 6. The bus interface module is designed to transfer 32-bit words between the bus and any register inside the security engine core.



Figure 6. Security Engine Functional Blocks

An operation begins with a write of a pointer to the crypto-channel fetch register, which points to a data packet descriptor. The channel requests the descriptor and decodes the operation to be performed. The channel then asks the controller to assign crypto-execution units and fetch the keys, IVs, and data needed to perform the specific operation. The controller assigns execution units to the channel and makes requests to the master interface to satisfy the requests. As data is processed, it is written to the individual executions unit's output buffer and then back to system memory by means of the I/F module.

The internal registers for the security engine can be accessed when IMMR[14-15] = 10. The *MPC885 PowerQUICC Family Reference Manual* lists details of the registers and their locations in the internal memory map.

7 Summary

Although the migration from the MPC857T to the MPC885 requires layout and software changes, the benefits of an additional Fast Ethernet controller, USB 1.1, and an internal security engine may warrant the migration, depending on system requirements.



8 Revision History

Table 3 provides a revision history for this application note.

Table 3. Document Revision History

Revision	Date	Substantive Change(s)
0	10/13/2004	Initial release.



Revision History

THIS PAGE INTENTIONALLY LEFT BLANK



Revision History

THIS PAGE INTENTIONALLY LEFT BLANK



How to Reach Us:

USA/Europe/Locations Not Listed:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405, Denver, Colorado 80217 1-480-768-2130 (800) 521-6274

Japan:

Freescale Semiconductor Japan Ltd. Technical Information Center 3-20-1, Minami-Azabu, Minato-ku Tokyo 106-8573, Japan 81-3-3440-3569

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T. Hong Kong 852-26668334

Home Page:

www.freescale.com

AN2799 Rev. 0 10/2004 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part

Learn More: For more information about Freescale Semiconductor products, please visit www.freescale.com

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2004.

