

AN2452/D Rev. 0, 2/2003

Connecting Multiple MSC8102 Devices on a System Bus

by Pinhas Ringort and Yair Orbah

CONTENTS

I C	onnecting the CNFGS
ar	nd RSTCONF Pins I
2 A.	ssigning Hard Reset
C_{i}	onfiguration Word
A_{ℓ}	ddresses2
3 C	onnecting Two
M	SC8102 Devices 4
3.1	Hard Reset
(Configuration Word,
(64-Bit System Bus
1	Width 4
3.2	Hard Reset
(Configuration Word,
	32-Bit System Bus
1	Width
2.2	System Configurations

This application note describes how to connect up to eight MSC8102 devices in a system, each configured differently. No additional glue logic is needed for reset configuration. In a typical multi-MSC8102 system, one MSC8102 device acts as the configuration master and all other MSC8102 devices act as configuration slaves. The configuration master reads the various configuration words from EPROM and uses them to configure itself as well as the configuration slaves.

To configure a multiple-MSC8102 system, you must complete the following tasks:

- Connect the CNFGS, RSTCONF, and HRESET signals properly.
- Connect the 60x-compatible data bus between all MSC8102 devices.
- Configure the Hard Reset Configuration Word (HRCW) for all MSC8102 devices at the correct addresses.

1 Connecting the CNFGS and RSTCONF Pins

The reset mode determines the behavior of the MSC8102 devices during a reset configuration write through the system bus and is specified by the value of the CNFGS and RSTCONF input pins when PORESET is deasserted. During system bus configuration, the RSTCONF input of the configuration master is tied to ground, and the RSTCONF inputs of the other devices connect to the high-order address bits of the configuration master, as shown in **Table 1**.

Table 1. RSTCONF Connections in Multi-MSC8102 Systems

Configured Device	RSTCONF Connection
Configuration master	GND
First configuration slave	A0
Second configuration slave	A1
Third configuration slave	A2
Fourth configuration slave	А3
Fifth configuration slave	A4
Sixth configuration slave	A5
Seventh configuration slave	A6



2 Assigning Hard Reset Configuration Word Addresses

Table 1 shows the addresses used to configure the various MSC8102 devices. The values are always read on byte lane D[0–7], regardless of the port size.

Table 2. Configuration EPROM Addresses

Configured Device	Byte 0 Address	Byte 1 Address	Byte 2 Address	Byte 3 Address
Configuration master	0x00	0x08	0x10	0x18
First configuration slave	0x20	0x28	0x30	0x38
Second configuration slave	0x40	0x48	0x50	0x58
Third configuration slave	0x60	0x68	0x70	0x78
Fourth configuration slave	0x80	0x88	0x90	0x98
Fifth configuration slave	0xA0	0xA8	0xB0	0xB8
Sixth configuration slave	0xC0	0xC8	0xD0	0xD8
Seventh configuration slave	0xE0	0xE8	0xF0	0xF8

The configuration master reads a value from address 0x00 and then reads a value from addresses 0x08, 0x10, and 0x18. These four bytes form the configuration word of the configuration master, which then proceeds to read the bytes that form the configuration word of the first slave device. The master drives the whole configuration word on D[0–31] and toggles its A0 address line. Each configuration slave uses its $\overline{\text{RSTCONF}}$ input as a strobe for latching the configuration word during $\overline{\text{HRESET}}$ assertion time. Thus, the first slave whose $\overline{\text{RSTCONF}}$ input connects to the master A0 output latches the word driven on D[0–31] as its configuration word. Then, the master continues to configure all MSC8102 devices in the system. The configuration master always reads eight configuration words, regardless of the number of MSC8102 devices in the system.

Figure 1 shows a multi-device configuration. In this system, the configuration master initially reads its own configuration word. It then reads other configuration words and drives them to the configuration slaves by asserting RSTCONF. As Figure 1 shows, this complex configuration is done without additional glue logic. The configuration master controls the whole process by asserting the EPROM control signals and the system address signals as needed. Connecting all the HRESET signals of the configuration master and all the configuration slaves ensures that all MSC8102 devices exit reset together.



Assigning Hard Reset Configuration Word Addresses




Figure 1. Configuring Multiple MSC8102 Devices

3 Connecting Two MSC8102 Devices

The 60x-compatible bus can be configured as a 64-bit data bus or as a 32-bit data bus. The system configured can use either bus width. The following examples show two MSC8102 devices connected via the 60x-compatible system bus with a 64-bit data bus width and with a 32-bit data bus width.

3.1 Hard Reset Configuration Word, 64-Bit System Bus Width

Hard Reset Configuration Word of Configuration Master

	Bit 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	EARB	EXMC	INT OUT	EBM	BF	PS	SCDIS	ISPS	IRPC	_	D	PPC	NMI OUT	IS	SBSE	L
Value	0	0	1	1	0	0	0	0	1	0	1	1	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	_	BBD	MMR	_	TTPC	CS5 PC	TCF	.c	LTLEND	PPCLE	_	DLLDIS	MOI	OCK_	Н	_
Value	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0
		HRC	W for the	config	guratio	n mas	ter is: 0	x30B0	0A00.							

Hard Reset Configuration Word of Configuration Slave

	•	2	3	4	5	6	7	8	9	10	11	12	13	14	15
EARB	EXMC	INT OUT	EBM	BF	'S	SCDIS	ISPS	IRPC	_	DI	PPC	NMI OUT	18	SBSE	L
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	1
16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
_	BBD	MMR	_	TTPC	CS5 PC	TCF	c	LTLEND	PPCLE	_	DLLDIS	MOI	OCK_	Н	_
0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0
	1 16 —	1 1 16 17 — BBD 0 0	EARB EXMC INT OUT 1 1 1 16 17 18 — BBD MMR 0 0 0	EARB EXMC INT OUT EBM 1 1 1 1 16 17 18 19 — BBD MMR — 0 0 0 0	EARB EXMC INT OUT EBM BF 1 1 1 1 0 16 17 18 19 20 — BBD MMR — TTPC 0 0 0 0 1	EARB EXMC INT OUT EBM BPS 1 1 1 1 0 0 16 17 18 19 20 21 — BBD MMR — TTPC CS5 PC 0 0 0 0 1 0	EARB EXMC INT OUT EBM BPS SCDIS 1 1 1 0 0 0 16 17 18 19 20 21 22 — BBD MMR — TTPC CS5 TCF 0 0 0 1 0 1	EARB EXMC INT OUT EBM BPS SCDIS ISPS 1 1 1 0 0 0 0 16 17 18 19 20 21 22 23 — BBD MMR — TTPC CS5 PC TCPC PC 0 0 0 1 0 1 0 1 0	EARB EXMC INT OUT EBM BPS SCDIS ISPS IRPC 1 1 1 1 0 0 0 0 0 16 17 18 19 20 21 22 23 24 — BBD MMR — TTPC CS5 PC TCPC LTLEND	EARB EXMC INT OUT EBM BPS SCDIS ISPS IRPC — 1 1 1 1 0 0 0 0 0 0 16 17 18 19 20 21 22 23 24 25 — BBD MMR — TTPC CS5 PC TCPC LTLEND PPCLE 0 0 0 0 1 0 1 0 0 0	EARB EXMC INT OUT EBM BPS SCDIS ISPS IRPC — DI 1 1 1 1 0 0 0 0 0 0 0 0 0 16 17 18 19 20 21 22 23 24 25 26 — BBD MMR — TTPC CS5 PC TCPC LTLEND PPCLE — 0 0 0 0 1 0 0 0 0 0	EARB EXMC INT OUT EBM BPS SCDIS ISPS IRPC — DPPC 1 1 1 1 0	EARB EXMC INT OUT EBM BPS SCDIS ISPS IRPC — DPPC NMI OUT 1 1 1 1 0	EARB EXMC INT OUT EBM BPS SCDIS ISPS IRPC — DPPC NMI OUT IS 1 1 1 1 0	EARB EXMC INT OUT EBM BPS SCDIS ISPS IRPC — DPPC NMI OUT ISBSE 1 1 1 1 0



3.2 Hard Reset Configuration Word, 32-Bit System Bus Width

Hard Reset Configuration Word of Configuration Master

	Bit 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	EARB	EXMC	INT OUT	EBM	BF	PS	SCDIS	ISPS	IRPC	_	DI	PPC	NMI OUT	18	SBSE	L
Value	0	0	1	1	1	1	0	1	1	0	1	1	0	0	0	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	_	BBD	MMR	_	TTPC	CS5 PC	TCF	.c	LTLEND	PPCLE	_	DLLDIS	MOI	OCK_	Н	_
Value	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0

HRCW for the configuration master is: 0x3DB00A00.

Hard Reset Configuration Word of Configuration Slave

	Bit 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	EARB	EXMC	INT OUT	EBM	BF	PS	SCDIS	ISPS	IRPC	_	D	PPC	NMI OUT	18	SBSE	L
Value	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	_	BBD	MMR	_	TTPC	CS5 PC	TCF	.C	LTLEND	PPCLE	_	DLLDIS	MOI	DCK_	Н	_
Value	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0
		HRC	W for the	config	guratio	n slav	e is: 0xI	FD010	A00.							

3.3 System Configurations

The following configurations apply to both examples presented in this section:

- The EPROM connects to the \overline{CSO} signal of the configuration master.
- The CLKOUT of the configuration master connects to the DLLIN of the configuration master and the configuration slave.
- A0 of the configuration master connects to RSTCONF of the configuration slave.
- TT1 connects between the two MSC8102 devices.
- SDRAM connects to CS5 of the configuration master. The configuration slave can also access the SDRAM. Configure BR5 and OR5 of the configuration slave the same way as for the configuration master, except with the external memory controller set to on.
- HRCW[IRPC] = 1. Configure IRQ/BADDR as BADDR, which is needed for the connection to the SDRAM.



Connecting Two MSC8102 Devices

- HRCW[TCPC] = 1. For the Transfer Code pin, configure TC/BNKSEL as BNKSEL, which is needed for the connection to the SDRAM.
- The Arbiter signals (\overline{BG} , \overline{BR} , and \overline{DBG} are as follows (HRCW[DPPC] = 11):
 - IRQ1/DP2/DACK2/EXT_BG2 is configured as BG,
 - DP0/DREQ1/ \overline{EXT} _BR2 is configured as \overline{BR} ,
 - IRQ2/DP2/DACK2/EXT_DBG2 is configured as DBG.
 - They are connected to the configuration master.
- HRCW[EARB] = 1. External arbitration is assumed for the configuration slave.
- HRCW[EXMC] = 1. External memory controller is assumed for the configuration slave.
- HRCW[EBM] = 1. 60x-compatible bus mode.
- HRCW[INT OUT] = 1. The $\overline{IRQ7/INT_OUT}$ pin is configured as $\overline{INT_OUT}$.
- For a 64-bit data bus size, the following values apply:
 - HRCW[BPS] = 00. 64-bit port size.
 - HRCW[ISPS] = 0. The MSC8102 device acts as a 64-bit slave to give external masters access to its internal space.
- For a 32-bit data bus size, the following values apply:
 - HRCW[BPS] = 11. 32-bit port size
 - HRCW[ISPS] =1. The MSC8102 device acts as a 32-bit slave to give external masters access to its internal space.



Connecting Two MSC8102 Devices

NOTES:



NOTES:

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan

Freescale Semiconductor Japan Ltd. Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

