

AN14673

i.MX RT1040 Product Lifetime Usage Estimates

Rev. 1.0 — 26 May 2025

Application note

Document information

Information	Content
Keywords	AN14673, i.MX RT1040, lifetime estimates
Abstract	This document provides guidance on how to interpret the different i.MX RT1040 qualification levels in terms of the target operating frequency of the device, the maximum supported junction temperature (Tj) of the processor, and how this relates to the lifetime of the device.



1 Introduction

The i.MX RT series consists of an extensive number of processors that deliver a wide range of processing and multimedia capabilities across various qualification levels.

This document provides guidance on how to interpret the different i.MX RT1040 qualification levels in terms of the target operating frequency of the device, the maximum supported junction temperature (T_j) of the processor, and how this relates to the lifetime of the device.

Each qualification level supported (commercial and industrial) defines a number of Power-on Hours (PoH) available to the processor under a given set of conditions, such as:

- The target frequency for the application (commercial and industrial).
 - The target frequency is determined by the input voltage to the processor's core complex (VDD_SOC_IN).
 - The use of the DCDC-enabled or DCDC-bypass mode.
 - When using the DCDC-bypass mode, do not set the target voltage to the minimum specified in the data sheet. All power-management ICs have allowable tolerances. Set the target voltage higher than the minimum specified voltage to account for the tolerance of the PMIC. The tolerance assumed in the calculations in this document is ± 25 mV.
 - The DCDC-enabled mode uses the DCDC module to generate a power supply for the core logic on the i.MX RT series. The DCDC module is well characterized and you can set it to output the exact minimum specified voltage. You can achieve longer PoH using the DCDC-enabled mode.
- The percentage of active use compared to the standby mode.
 - Active use means that the processor is running in an active performance mode.
 - For the commercial and industrial tiers, there are two performance modes available: 600 MHz and 528 MHz.
 - In the DSM mode, the data sheet defines lower operating conditions for VDD_SOC_IN, reducing the power consumption and junction temperature. In this mode, the voltage and temperature are set low enough so that the effect on the lifetime calculations is negligible and treated as if the device was powered off.
- The junction temperature (T_j) of the processor.
 - The maximum junction temperature of the device is different for each tier of the product (95 °C for commercial and 125 °C for industrial). This maximum temperature is guaranteed by the final test.
 - Ensure that your device is appropriately thermally managed, such that you do not exceed the maximum junction temperature.

Note: All data provided within this document are estimates for PoH that are based on extensive qualification experience and testing with the i.MX RT series. These statistically derived estimates should not be viewed as a limit on an individual device's lifetime, nor should they be construed as a guarantee by NXP as to the actual lifetime of the device. Sales and warranty terms and conditions still apply.

2 Device qualification level and available PoH

This section describes the device qualification level and available PoH.

2.1 Commercial qualification

[Table 1](#) provides the number of PoH for the typical use conditions for the commercial device.

Table 1. Commercial qualification lifetime estimates

-	Arm core speed (MHz)	Power-on Hours [PoH] (hours)	Arm core operating voltage (V)	Junction temperature [Tj] (°C)
Case C1: DCDC enabled	600	28,098	1.25	95
Case C2: DCDC enabled	528	76,379	1.15	95
Case C3: DCDC bypassed	600	21,883	1.275	95
Case C4: DCDC bypassed	528	59,484	1.175	95

Figure 1 and Figure 2 establish the guidelines for estimating PoH as a function of the CPU frequency and junction temperature. You can read the PoH directly off the charts below to determine the necessary trade-offs to CPU frequency and junction temperature to increase the estimated PoH of the device.





Figure 1. i.MX RT1040 commercial lifetime estimates for DCDC-enabled mode




2.2 Industrial qualification


Table 2 provides the number of PoH for the typical use conditions for the industrial device.

Table 2. Industrial qualification lifetime estimates

-	Arm core speed (MHz)	Power-on Hours [PoH] (hours)	Arm core operating voltage (V)	Junction temperature [Tj] (°C)
Case I1: DCDC enabled	528	30,041	1.15	125
Case I2: DCDC bypassed	528	23,396	1.175	125

Figure 3 and Figure 4 establish the guidelines for estimating the PoH as a function of the CPU frequency and junction temperature. You can read the PoH directly off of the charts below to determine the necessary trade-offs to the CPU frequency and junction temperature to increase the estimated PoH of the device.






3 Combining use cases

In some applications, a constant operating use case cannot deliver the target PoH. In this case, it is useful to use multiple operating conditions. This method provides some of the lifetime benefits of running at a lower performance use case, while keeping the ability of the system to use the highest performance state according to the application demands.


3.1 Scenario 1: switching between two power states with different voltages

In this scenario, the system is using the 600-MHz full-power state, and the 528-MHz reduced power state. For these calculations, we assume that the temperature stays constant in either mode. If the system spends 50 % of its power-on time at 600 MHz and 50 % of its power-on time at 528 MHz, the two PoH (read from [Figure 5](#)) combine using those percentages: $31,698 \times 0.5 + 86,165 \times 0.5 = 58,931$ PoH.




3.2 Scenario 2: switching between two power states with different temperatures

This scenario assumes that the system can achieve a drop in temperature by throttling back the performance, while still maintaining a constant voltage. You can achieve this temperature change by changing the frequency or by scaling back the loading on the Arm cores or processing units. This use case is useful for customers who want to take advantage of the full commercial temperature range of the i.MX RT series. In this scenario, the system spends 30 % of its PoH at 93 °C and 70 % of its PoH at 85 °C (as shown in [Figure 6](#)). The two PoH can be combined as follows: $31,698 \times 0.3 + 52,038 \times 0.7 = 45,932$ PoH.



3.3 Scenario 3: using three or more power states

This scenario shows how to extend this strategy to more than two power states. While this example only has three power states, there is no limit to the actual number of the power states to combine. The power states used in this scenario are 528 MHz (at 93 °C) and 600 MHz (at 85 °C and 93 °C). It uses each state for one third of the time. You can combine these power states as follows: $86,165 \times 0.34 + 52,038 \times 0.33 + 31,298 \times 0.33 = 56,796$ PoH.



4 Revision history

Table 3. Revision history

Document ID	Release date	Description
AN14673 v.1.0	26 May 2025	• Initial version

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile — are trademarks and/or registered trademarks of Arm Limited (or its subsidiaries or affiliates) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

Contents

1 Introduction2

2 Device qualification level and available PoH2

2.1 Commercial qualification2

2.2 Industrial qualification4

3 Combining use cases6

3.1 Scenario 1: switching between two power states with different voltages6

3.2 Scenario 2: switching between two power states with different temperatures7

3.3 Scenario 3: using three or more power states8

4 Revision history9

Legal information10

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2025 NXP B.V.

For more information, please visit: <https://www.nxp.com>

All rights reserved.

[Document feedback](#)

Date of release: 26 May 2025
Document identifier: AN14673