




DWG. NO.		SH.		REV.		1	
Xpresso-LPC15xx		1		9			
REVISIONS							
REV	DESCRIPTION					DATE	APPROVED
6	- Review					08/20/2013	
7	- Changed SWD interface / LPC1549 current limit Res to 100ohm.					08/28/2013	
8	- Removed LPC1549 USB D+/D-series termination resistors					09/01/2013	
9	- Add JP2 to force Link DFU boot. - Reorder reference designators.					09/05/2013	



CONTRACT NO.		LINK LPC4320				
APPROVALS		DATE	NXP Semiconductors			
DRAWN		d.consiglio	9/5/2013	411 E. Plumeria Dr		
CHECKED				San Jose, CA 95134		
ISSUED		9/05/13	SIZE	FSCM NO.	DWG. NO.	REV
			D		Xpresso-LPC15xx	9
			SCALE		SHEET	1 OF 04

